
PRODUCT SPECIFICATION
TMC22x5y
9
P
0C
0D
3-0
7-6
COMB
CEST
Comb filter architecture
Chroma error signal 
transform
Chroma error signal gain
Luma error signal gain
Chroma error signal 
bypass
XLUT filter enable
Adaption speed select
Luma weighting bypass
XLUT input select
XLUT special function
Y output select
C output select
reserved, set to zero
Adaption Threshold
D1 C
B
C
R
 error signal
Comb filter input select
YC or Composite input 
select
Sync processor select
Sync Pulse Generator
STS
7-0
Sync to sync 8 lsbs
STB
Sync to burst
BTV
Burst to video
AV
7-0
Active video line 8 lsbs
reserved, set to zero
AV
9-8
Active video line 2 msbs
reserved, set to zero
STS
10-8
Sync to sync 3 msbs
reserved, set to zero
VINDO
Number of lines in vertical 
window
VDIV
Action inside VINDO
VDOV
Action outside VINDO
reserved, set to zero
NFDLY
new field detect delay
SPGIP
SPG input select
MSIP
Mixed sync separator input 
select
Buffered register set 0
Active when BUFFER pin set LOW
7-0
SG0
7-0 
Msync gain, 8 lsbs
7-0
YG0
7-0 
Y gain, 8 lsbs
0D
0D
0D
5
4
3
CESG
YESG
CESTBY
0D
0D
0D
0E
0E
0E
0E
0F
0F
0F
0F
0F
2
1
0
XFEN
FAST
YWBY
XIP
XSF
YMUX
CMUX
7-6
5-4
3-2
1-0
7
6-5
4
3-2
1
CAT
DCES
IPCF
YCCOMP
0F
0
SYNC
10
11
12
13
14
14
14
14
15
15
7-0
7-0
7-0
7-0
7-6
5-4
3
2-0
7
6-2
15
15
16
16
16
16
1
0
7-6
5-4
3-2
1-0
17
18
Reg
Bit
Name
Function
19
1A
1B
1B
1B
1B
1C
1D
1D
1D
1E
1F
7-0
7-0
7-6
5-3
2
1-0
7-0
7-3
2
1-0
7-0
7-0
UG0
7-0 
VG0
7-0 
YG0
9-8
UG0
10-8
U gain, 8 lsbs
V gain, 8 lsbs
Y gain, 2 msbs
U gain, 3 msbs
reserved, set to zero
V gain, 2 msbs
Y offset, 8 lsbs
reserved, set to zero
Y offset, msb
Msync gain, 2 msbs
8 lsbs of phase
8 msbs of phase
VG0
9-8
YOFF0
7-0
YOFF0
8
SG0
7-0
SYSPH0
7-0
SYSPH0
15-
8
Normalized Subcarrier Frequency
7-4
FSC
3-0
3-0
7-0
FSC
11-4
7-0
FSC
19-12
7-0
FSC
27-20
7-0
20
20
21
22
23
24-
25
Bottom 4 bits of f
SC
reserved, set to zero
Lower 8 bits of f
SC
Middle 8 bits of f
SC
Top 8 bits of f
SC
reserved, set to zero
Output Format Control
26
26
26
26
26
7-6
5
4
3
2-0
reserved, set to zero
LDV clock select
Output clock select
DPC enable
Decoder product code
LDVIO
OPCKS
DPCEN
DPC
Buffered register set 1
Active when BUFFER pin set HIGH
7-0
SG1
7-0 
7-0
YG1
7-0 
7-0
UG1
7-0 
7-0
VG1
7-0 
7-6
YG1
9-8
5-3
UG1
10-8
2
1-0
VG1
9-8
7-0
YOFF1
7-0
7-3
2
YOFF1
8
1-0
SG1
7-0 
7-0
SYSPH1
7-0
7-0
SYSPH1
15-
8
27
28
29
2A
2B
2B
2B
2B
2C
2D
2D
2D
2E
2F
Msync gain, 8 lsbs
Y gain, 8 lsbs
U gain, 8 lsbs
V gain, 8 lsbs
Y gain, 2 msbs
U gain, 3 msbs
reserved, set to zero
V gain, 2 msbs
Y offset, 8 lsbs
reserved, set to zero
Y offset, msb
Msync gain, 2 msbs
8 lsbs of phase
8 msbs of phase
Reg
Bit
Name
Function