- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383959 > TMC2193KJC (FAIRCHILD SEMICONDUCTOR CORP) 10 Bit Encoder PDF資料下載
參數(shù)資料
| 型號： | TMC2193KJC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 消費家電 |
| 英文描述： | 10 Bit Encoder |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 12/72頁 |
| 文件大?。?/td> | 448K |
| 代理商： | TMC2193KJC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
TMC2193
PRODUCT SPECIFICATION
12
REV. 1.0 3/26/03
Synchronization Modes
Control Registers for this section
The TMC2193 offers a variety of synchronization modes;
these are master, slave, genlock, 656 mode, and DRS-Lock.
In master mode, the TMC2193 generates its own timing and
the synchronization is supplied externally by HSOUT and
VSOUT signals. In slave and genlock modes the TMC2193
derives its timing from the input pins HSIN, VSIN. In 656
mode the timing is driven by the synchronization codes
embedded into the data stream.
Master
The TMC2193 drives the output pins HSOUT and VSOUT
to synchronize the incoming video. A new color frame starts
at the rising edge of RESET. The encoder always starts at the
1
st
vertical serration in field 8 and will freerun the field and
line sequence. The control register bit SRESET can be used
to synchronize the start of the field and line sequence in mas-
ter mode by resetting the FVHGEN state machine. Output
synchronization signal VSOUT can operate in a traditional
sync mode or in a MPEG style field toggle mode.
Slave
The TMC2193 is driven by the input synchronization pins
HSIN and VSIN. When the falling edge of HSIN and VSIN
occurs at the same rising edge of PXCK the TMC2193 will
start a new field.VSIN can be either a traditional pulse or the
MPEG style field toggle. In both cases the TMC2193 will
flywheel through fields 2, 4, 6, and 8 synchronizing only to
fields 1, 3, 5, and 7.
CCIR656
The TMC2193 derives all synchronization from the embed-
ded TRS (timing reference signals) information. Blanking of
selected lines is determined by the v bit of the TRS. However
the control registers VBIENx can override and blank the
active video portion of VBI lines regardless of the state of the
v-bit.
Genlock
The TMC2193 is driven by the input synchronization pins
HSIN and VSIN. When the falling edge of HSIN and VSIN
occurs at the same rising edge of PXCK the TMC2193 will
start a new field.VSIN can be either a traditional pulse or the
MPEG style field toggle. In both cases the TMC2193 will
flywheel through fields 2, 4, 6, and 8 synchronizing only to
fields 1, 3, 5, and 7. The TMC2193 collects GRS data and
resets its subcarrier phase and frequency to the data embed-
ded in the GRS stream. The GRS detection occurs only on
the CBVS port.
DRS
The TMC2193 is driven by the input synchronization pins
HSIN and VSIN. When the falling edge of HSIN and VSIN
occurs at the same rising edge of PXCK the TMC2193 will
start a new field.VSIN can be either a traditional pulse or the
MPEG style field toggle. In both cases the TMC2193 will
flywheel through fields 2, 4, 6, and 8 synchronizing only to
fields 1, 3, 5, and 7. Subcarrier phase adjustment is deter-
mined by the DRS data. The DRS detection can occur on
either the CBVS port or the pixel data port.
Propagation Delay
The propagation delay from the pixel data (PD) input to the
D/A output is 64 PXCK’s. Figure 8 shows the propagation
delay for both master and slave synchronization modes. For
CCIR656 data streams, pixel 736 (pixel 0 in Figure 8) is the
midpoint of sync and is 32 PXCK’s (24 PXCK’s in PAL)
after the EAV TRS.
Figure 8. Propagation Delay through the Encoder
Address
0x06
0x06
0x06
Bit(s)
5-3
1
0
Name
MODE
TOUT
TSOUT
PD[23:14]
PXCK
HSOUT
(TSOUT = 1)
(ANALOG)
DCVBS
(D[7:0],FLD[2:1])
65-6294-09
C
B0
C
Bn
Y
0
COMP
0
COMP
1
Y
n
C
Rn
Y
n+1
t
DO
t
DO
0
63
65
128
n = (SY+BR+BU+CBP+AV)*2
HSIN
Midpoint of the
Falling Edge of Sync
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC2193 | 10 Bit Encoder |
| TMC22051AKHC | Circular Connector; No. of Contacts:11; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:18; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:18-11 RoHS Compliant: No |
| TMC22X5YA | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22052AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22053AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC22051 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC22051AKHC | 功能描述:多媒體雜項 RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube |
| TMC22052AKHC | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22053AKHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。