參數(shù)資料
型號(hào)： TLV320DAC3100IRHBR
廠商： TEXAS INSTRUMENTS INC
元件分類： DAC
英文描述： DAC WITH PROGRAMMABLE PLL, PQCC32
封裝： 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁(yè)數(shù)： 51/97頁(yè)
文件大?。?/td> 1134K
代理商： TLV320DAC3100IRHBR
LD (n)
LD (n+1)
WORD
CLOCK
BIT
CLOCK
DATA
3
N
-
1
N
-
2
N
-
3
2
1
0
3
N
-
1
N
-
2
N
-
3
2
1
0
3
N
-
1
N
-
2
N
-
3
RD(n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
LD (n)
LD (n+1)
WORD
CLOCK
BIT
CLOCK
DATA
-
1
-
2
-
3
2
1
0
3
-
1
-
2
-
3
2
1
0
3
-
1
-
2
N
-
3
RD (n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
LD(n)
LD (n+1)
WORD
CLOCK
BIT
CLOCK
DATA
-
1
4
3
2
5
1
0
-
1
4
3
2
5
1
0
N
-
1
5
RD(n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
www.ti.com
SLAS671 – FEBRUARY 2010
Figure 5-26. Timing Diagram for Left-Justified Mode With Offset = 0 and Inverted Bit Clock
For the left-justified mode, the number of bit clocks per frame should be greater than or equal to twice the
programmed word length of the data. Also, the programmed offset value should be less than the number
of bit clocks per frame by at least the programmed word length of the data.
5.7.1.3
I2S Mode
The audio interface of the TLV320DAC3100 can be put into I2S mode by programming page 0 /
register 27, bits D7–D6 = 00. In I2S mode, the MSB of the left channel is valid on the second rising edge
of the bit clock after the falling edge of the word clock. Similarly, the MSB of the right channel is valid on
the second rising edge of the bit clock after the rising edge of the word clock.
Figure 5-27. Timing Diagram for I2S Mode
Figure 5-28. Timing Diagram for I2S Mode With Offset = 2
Copyright 2010, Texas Instruments Incorporated
APPLICATION INFORMATION
55
Product Folder Link(s): TLV320DAC3100
相關(guān)PDF資料
PDF描述
TLV320DAC3100IRHBT DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC3101IRHBT DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC3101IRHBR DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC3120IRHBR SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
TLV320DAC3120IRHBT SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320DAC3100IRHBT 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low-Pwr Stereo Audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3101 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Stereo Audio DAC With Audio Processing and Stereo Class-D Speaker Amplifier
TLV320DAC3101EVM-U 功能描述:音頻 IC 開(kāi)發(fā)工具 TLV320DAC3101EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320DAC3101IRHBR 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low-Pwr audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3101IRHBT 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low-Pwr audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*