參數(shù)資料
型號： TLC320AD90CFN
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQCC64
封裝： PLASTIC, LCC-64
文件頁數(shù)： 9/51頁
文件大小： 227K
代理商： TLC320AD90CFN
2–4
2.2.2.2
SYNC
The TLC320AD90C SYNC signal includes the following characteristics:
SYNC is driven by the controller
SYNC is derived by dividing down the BIT_CLK signal (BIT_CLK is an input to the controller)
SYNC is high for 16 BIT_CLKs at the beginning of each frame. These 16 BIT_CLKs (bits) define
the TAG phase. The TAG phase defines the beginning of a frame.
The TLC320AD90C synchronizes data conversion with the rising edge of SYNC
SYNC remains low for the next 240 BIT_CLKs. These 240 BIT_CLKs (bits) define the DATA
phase.
SYNC is sampled by TLC320AD90C at the falling edge of BIT_CLK
SYNC transition edges are on the rising edge of BIT_CLK
The controller must hold SYNC low during a TLC320AD90C power-down halted state
2.2.2.3
BIT_CLK
The TLC320AD90C BIT_CLK signal includes the following characteristics:
BIT_CLK is fixed at 12.288 MHz (256
sampling rate). The sampling rate is fixed at 48 kHz.
BIT_CLK is sourced by the TLC320AD90C
BIT_CLK goes low and remains low when a write to register 26h with PR4 is detected
(power-down state)
BIT_CLK becomes active from a power-down state in response to a cold or warm TLC320AD90C
reset condition
2.2.2.4
SDATA_OUT
The TLC320AD90C SDATA_OUT signal includes the following characteristics:
SDATA_OUT is driven by the controller
SDATA_OUT transitions on the rising edge of BIT_CLK
SDATA_OUT is captured by the TLC320AD90C on the falling edge of BIT_CLK
The controller must hold SDATA_OUT low during an TLC320AD90C power-down halted state
2.2.2.5
SDATA_IN
The TLC320AD90C SDATA_IN signal includes the following characteristics:
SDATA_IN is driven by the TLC320AD90C
SDATA_IN transitions on the rising edge of BIT_CLK
SDATA_IN is captured by the controller on the falling edge of BIT_CLK
SDATA_IN goes low and remains low when a write to register 26h with PR4 is detected
(power-down state)
SDATA_IN becomes active from a power-down state in response to a cold or warm
TLC320AD90C reset condition
相關PDF資料
PDF描述
TLC3541IDGKR 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3541IDR 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3541IDGKRG4 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3541IDG4 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3545IDGKR 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
相關代理商/技術參數(shù)
參數(shù)描述
TLC320AD91 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec
TLC320AD91CPT 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLC320V320CFN 制造商:Texas Instruments 功能描述:
TLC320V320CFNR 制造商:Texas Instruments 功能描述:
TLC320V340CFN 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*