- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98238 > TLC320AD90CFN (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC64 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC320AD90CFN |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC64 |
| 封裝： | PLASTIC, LCC-64 |
| 文件頁數(shù)： | 24/51頁 |
| 文件大?。?/td> | 227K |
| 代理商： | TLC320AD90CFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
2–16
2.4
Clocking
The TLC320AD90C codec derives its clock from an external 24.576-MHz crystal. The codec drives a
buffered and divided down (1/2) clock to the digital controller over the AC-Link on BIT_CLK. The frequency
of this clock is 12.288 MHz. (An external oscillator can be used; however, a crystal may yield more stable
operation.) See Figure 2–5 and Figure 2–6 for the clock connection options.
33 pF
XTL_IN
XTL_OUT
DVSS1
Figure 2–5. Crystal Configuration
33 pF
XTL_IN
XTL_OUT
DVSS1
50
Oscillator Output
Figure 2–6. External Oscillator Configuration
If an external oscillator is used, it must be filtered with a 33 pF capacitor and a 50
resistor.
Clock jitter at the data converters (DACs and ADCs) is a fundamental impediment to high-quality
performance. The internally generated clock provides the TLC320AD90C with a clean clock that is
independent of the physical proximity of the digital controller.
The beginning of all audio sample packets or audio frames transferred over the AC-Link are synchronized
to the rising edge of the SYNC signal. SYNC is driven by the controller. The controller receives the BIT_CLK
input and generates SYNC by dividing BIT_CLK by 256 and applying conditioning to tailor the duty cycle.
The result is a 48-kHz sample rate SYNC signal whose period defines an audio frame. Data is transferred
out on every rising edge of BIT_CLK and subsequently sampled on the receiving side of the AC-Link on each
immediately falling edge of BIT_CLK.
The audio data stream cannot be paused in record or playback since the codec does not contain data
buffering capabilities.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC3541IDGKR | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3541IDR | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3541IDGKRG4 | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3541IDG4 | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3545IDGKR | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD91 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec |
| TLC320AD91CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC320V320CFN | 制造商:Texas Instruments 功能描述: |
| TLC320V320CFNR | 制造商:Texas Instruments 功能描述: |
| TLC320V340CFN | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。