- 您現在的位置：買賣IC網 > PDF目錄384004 > tlc320ad56c (Texas Instruments, Inc.) Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路) PDF資料下載
參數資料
| 型號： | tlc320ad56c |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路) |
| 中文描述： | sigma - delta模擬接口電路（Σ-Δ模擬接口電路） |
| 文件頁數： | 35/38頁 |
| 文件大?。?/td> | 253K |
| 代理商： | TLC320AD56C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁
A–1
Appendix A
Register Set
Bits D12 through D8 in a secondary serial communication comprise the address of the register that is written
with the data carried in D7 through D0. D13 determines a read or write cycle to the addressed register. When
low, a write cycle is selected.
Table A–1 shows the register map.
Table A–1. Data and Control Registers
REGISTER NO.
BITS
REGISTER NAME
D15
D14
D13
D12
D11
D10
D9
D8
0
0
0
0
0
0
0
0
0
No operation
1
0
0
0
0
0
0
0
1
Control 1
2
0
0
0
0
0
0
1
0
Control 2
Table A–2. Control 1 Register
BITS
D4
–
DESCRIPTION
D7
D6
D5
D3
D2
D1
D0
1
–
–
–
–
–
–
Software reset
0
–
–
–
–
–
–
–
Software reset not asserted
–
1
–
–
–
–
–
–
Software power down (analog and filters)
–
0
–
–
–
–
–
–
Software power down (not asserted)
–
–
1
–
–
–
–
–
Select AUXP and AUXM
–
–
0
–
–
–
–
–
Select INP and INM
–
–
–
0
–
–
–
–
Select INP and INM for monitor
–
–
–
1
–
–
–
–
Select AUXP and AUXM for monitor
–
–
–
–
1
1
–
–
Monitor amp gain = –18 dB (see Note B)
–
–
–
–
1
0
–
–
Monitor amp gain = –8 dB (see Note B)
–
–
–
–
0
1
–
–
Monitor amp gain = 0 dB (see Note B)
–
–
–
–
0
0
–
–
Monitor amp mute
–
–
–
–
–
–
1
–
Digital loopback asserted
–
–
–
–
–
–
0
–
Digital loopback not asserted
–
–
–
–
–
–
–
1
16-bit mode (hardware secondary requests)
–
–
–
–
–
–
–
0
Not 16-bit mode (software secondary requests)
NOTES: A. Default value: 00000000
B. These gains are for a single-ended input. The gain is 6 dB lower with a differential input.
The software reset is a one-shot operation and this bit is cleared to 0 after reset. It is not necessary to write
a zero to end the master reset operation. Writing 0s to the reserved bits is suggested.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC320AD57(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
| TLC320AD57C | Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD58(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
| TLC320AD58C | Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD75C | 20-Bit Sigma-Delta Stereo ADA Circuit |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLC320AD56CFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD56CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD57 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD57C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD57CDW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。