- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383992 > TE28F020-150 (INTEL CORP) 28F020 2048K (256K X 8) CMOS FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號： | TE28F020-150 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 28F020 2048K (256K X 8) CMOS FLASH MEMORY |
| 中文描述： | 256K X 8 FLASH 12V PROM, 150 ns, PDSO32 |
| 封裝： | 0.310 X 0.720 INCH, TSOP-32 |
| 文件頁數(shù)： | 6/38頁 |
| 文件大?。?/td> | 878K |
| 代理商： | TE28F020-150 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
28F020
E
6
Erase Voltage
Switch
Input/Output
Buffers
PGM Voltage
Switch
Chip Enable
Output Enable
Logic
Data Latch
State
Control
Command
Register
Integrated Stop
Timer
Y-Decoder
X-Decoder
A
Y-Gating
2,097,152 Bit
Cell Matrix
To Array Source
V
CC
V
SS
V
PP
WE#
CE#
OE#
A
0
- A
17
STB
STB
DQ
0
- DQ
7
0245_01
Figure 1. 28F020 Block Diagram
Table 1. Pin Description
Symbol
Type
Name and Function
A
0
–A
17
INPUT
ADDRESS INPUTS
for memory addresses. Addresses are
internally latched during a write cycle.
DQ
0
–DQ
7
INPUT/OUTPUT
DATA INPUT/OUTPUT:
Inputs data during memory write cycles;
outputs data during memory read cycles. The data pins are active
high and float to tri-state
off
when the chip is deselected or the
outputs are disabled. Data is internally latched during a write cycle.
CE#
INPUT
CHIP ENABLE:
Activates the device’s control logic, input buffers,
decoders and sense amplifiers. CE# is active low; CE# high
deselects the memory device and reduces power consumption to
standby levels.
OE#
INPUT
OUTPUT ENABLE:
Gates the devices output through the data
buffers during a read cycle. OE# is active low.
WE#
INPUT
WRITE ENABLE:
Controls writes to the control register and the
array. Write enable is active low. Addresses are latched on the
falling edge and data is latched on the rising edge of the WE#
pulse.
Note:
With V
PP
≤
6.5 V, memory contents cannot be altered.
ERASE/PROGRAM POWER SUPPLY
for writing the command
register, erasing the entire array, or programming bytes in the array.
V
PP
V
CC
V
SS
DEVICE POWER SUPPLY
(5 V ±10%)
GROUND
相關PDF資料 |
PDF描述 |
|---|---|
| TE28F128P30T85 | Intel StrataFlash Embedded Memory |
| TE28F128P30xxx | Intel StrataFlash Embedded Memory |
| TE28F256P30B85 | Intel StrataFlash Embedded Memory |
| TE28F256P30T85 | Intel StrataFlash Embedded Memory |
| TE28F640P30B85 | Intel StrataFlash Embedded Memory |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TE28F020-90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:28F020 2048K (256K X 8) CMOS FLASH MEMORY |
| TE28F032B3B110 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F032B3B90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F032B3BA110 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F032B3BA90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
發(fā)布緊急采購，3分鐘左右您將得到回復。