- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄368631 > TDA938X (NXP Semiconductors N.V.) TV signal processor-Teletext decoder with embedded m-Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA938X |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | TV signal processor-Teletext decoder with embedded m-Controller |
| 中文描述： | 電視信號(hào)處理器與嵌入式米圖文電視解碼器控制器 |
| 文件頁(yè)數(shù)： | 21/140頁(yè) |
| 文件大?。?/td> | 570K |
| 代理商： | TDA938X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
Philips Semiconductors
Preliminary specification
1999 Sep 28
21
TV signal processor-Teletext decoder with
embedded
μ
-Controller
TDA 935X/6X/8X series
ENSI
0 - Disable I
2
C interface
1 - Enable I
2
C interface
STA
START flag. When this bit is set in slave mode, the hardware checks the I2C bus and generates a START condition if the bus is free or after the bus becomes
free. If the device operates in master mode it will generate a repeated START condition.
STO
STOP flag. If this bit is set in a master mode a STOP condition is generated. A STOP condition detected on the I2C bus clears this bit. This bit may also be set
in slave mode in order to recover from an error condition. In this case no STOP condition is generated to the I2C bus, but the hardware releases the SDA and
SCL lines and switches to the not selected receiver mode. The STOP flag is cleared by the hardware
SI
Serial Interrupt flag. This flag is set and an interrupt request is generated, after any of the following events occur:
-A START condition is generated in master mode.
-The own slave address has been received during AA=1
-The general call address has been received while S1ADR.GC and AA=1
-A data byte has been received or transmitted in master mode (even if arbitration is lost)
-A data byte has been received or transmitted as selected slave
A STOP or START condition is received as selected slave receiver or transmitter
While the SI flag is set, SCL remains LOW and the serial transfer is suspened.SI must be reset by software.
AA
Assert Acknowledge flag. When this bit is set, an acknowledge is returned after any one of the following conditions
-Own slave address is received.
-General call address is received(S1ADR.GC=1)
-A data byte is received, while the device is programmed to be a master receiver
-A data byte is received, while the device is selected slave receiver
When the bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when the own address or general call address is received.
S1DAT
DAT<7>
DAT<6>
DAT<5>
DAT<4>
DAT<3>
DAT<2>
DAT<1>
DAT<0>
00H
DAT<7:0>
I
2
C Data
S1STA
STAT<4>
STAT<3>
STAT<2>
STAT<1>
STAT<0>
0
0
0
F8H
STAT<4:0>
I
2
C Interface Status
SAD
VHI
CH<1>
CH<0>
ST
SAD<7>
SAD<6>
SAD<5>
SAD<4>
00H
VHI
0 - Analogue input voltage less than DAC voltage
1 - Analogue input voltage greater then DAC voltage
CH<1:0>
ADC Input channel select
CH<1:0> = 00,ADC3
CH<1:0> = 01,ADC0
CH<1:0> = 10,ADC1
CH<1:0> = 11,ADC2
ST
Initiate voltage comparison between ADC input Channel and SAD<7:0> value
Note: Set by Software and reset by Hardware
SAD<7:4>
Most Significant nibble of DAC input word
SADB
0
0
0
DC COMP
SAD<3>
SAD<2>
SAD<1>
SAD<0>
00H
DC COMP
0 - DC Comparator mode disabled
1 - DC Comparator mode enabled
SAD<3:0>
Least Significant nibble of 8 bit SAD value
SP
SP<7>
SP<6>
SP<5>
SP<4>
SP<3>
SP<2>
SP<1>
SP<0>
07H
SP<7>
Stack Pointer
TCON
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
00H
TF1
Timer 1 overflow Flag. Set by hardware on Timer/Counter overflow.Cleared by hardware when processor vectors to interrupt routine
TR1
Timer 1 Run control bit. Set/Cleared by software to turn Timer/Counter on/off
TF0
Timer 0 overflow Flag. Set by hardware on Timer/Counter overflow.Cleared by hardware when processor vectors to interrupt routine
TR0
Timer 0 Run control bit. Set/Cleared by software to turn Timer/Counter on/off
IE1
Interrupt 1 Edge flag (both edges generate flag). Set by hardware when external interrupt edge detected.Cleared by hardware when interrupt processed.
Names
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
RESET
Table 4 SFR Bit description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9829T | Downconverter For DVB(下變頻器 （DVB應(yīng)用）) |
| TDAT04622 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
| TDAT042G51A-3BLL1 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
| TE13004D | Silicon NPN High Voltage Switching Transistor |
| TE13005D | Silicon NPN High Voltage Switching Transistor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9403 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9500 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9501 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:AC COUPLING HIGH VOLTAGE VIDEO AMPLIFIER |
| TDA9503 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。