- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98204 > TDA9111 (STMICROELECTRONICS) HORIZ/VERT DEFLECTION IC, PDIP32 PDF資料下載
參數(shù)資料
| 型號： | TDA9111 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 偏轉(zhuǎn) |
| 英文描述： | HORIZ/VERT DEFLECTION IC, PDIP32 |
| 封裝： | SHRINK, PLASTIC, DIP-32 |
| 文件頁數(shù)： | 18/43頁 |
| 文件大?。?/td> | 2538K |
| 代理商： | TDA9111 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
TDA9111
25/43
The last feature performed is the removal of these
equalization pulses which fall in the middle of a
line, to avoid parasitic pulses on the phase compa-
rator (which would be disturbed by missing or ex-
traneous pulses). This last feature is switched on/
off by sub-address 0F D8. By default [0], equaliza-
tion pulses will not be removed.
2.2 PLL1
The PLL1 consists of a phase comparator, an ex-
ternal filter and a voltage-controlled oscillator
(VCO).The phase comparator is a “phase/frequen-
cy” type designed in CMOS technology. This kind
of phase detector avoids locking on wrong fre-
quencies. It is followed by a “charge pump”, com-
posed of two current sources : sunk and sourced
(typically I =1 mA when locked and I = 140
A
when unlocked). This difference between lock/un-
lock allows smooth catching of the horizontal fre-
quency by PLL1. This effect is reinforced by an in-
ternal original slow down system when PLL1 is
locked, avoiding the horizontal frequency chang-
ing too quickly. The dynamic behavior of PLL1 is
fixed by an external filter which integrates the cur-
rent of the charge pump. A “CRC” filter is generally
used (see Figure 7 on page 25).
Figure 7.
The PLL1 is internally inhibited during extracted
vertical sync (if any) to avoid taking in account
missing pulses or wrong pulses on phase compa-
rator. Inhibition is obtained by stopping high and
low signals at the input of the charge pump block
Figure 8.
PLL1F
7
1.8k
10nF
Extracted
Lock/Unlock
Status
VSync
PLL
INHIBITION
HPOSITION
PHASE
ADJUST
Low
High
LOCKDET
COMP1
CHARGE
PUMP
PLL1F
R0
C0
76
5
VCO
OSC
I2C
HPOS
Adj.
Extracted
VSync
1
INPUT
INTERFACE
H/HVIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9112A | HORIZ/VERT DEFLECTION IC, PDIP32 |
| TDA9112 | HORIZ/VERT DEFLECTION IC, PDIP32 |
| TDA9113 | HORIZ/VERT DEFLECTION IC, PDIP32 |
| TDA9115 | HORIZ/VERT DEFLECTION IC, PDIP32 |
| TDA9116 | HORIZ/VERT DEFLECTION IC, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9112 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR |
| TDA9112A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HIGH-END I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR |
| TDA9113 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR |
| TDA9115 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR |
| TDA9116 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。