參數(shù)資料
型號(hào)： TDA7500ATR
廠商： STMICROELECTRONICS
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝： ROHS COMPLIANT, TQFP-100
文件頁(yè)數(shù)： 27/41頁(yè)
文件大?。?/td> 431K
代理商： TDA7500ATR
33/40
TDA7500A
Asynchronous Sample Rate Converter
The ASRC, embedded in the TDA7500A, offers a fully digital stereo asynchronous sample rate conversion of
digital audio sources to the TDA7500A's internal sample frequency. This solves the problem of mixing audio
sources with different sample rates and doesn't need the "classical" approach of synchronizing the PLL.
As the usual internal sample rate of TDA7500A is around 48.51 kHz, the ASRC works with the common input
signals only in upsampling mode. There is no need to explicitly program the input and output sample rates, as
the ASRC solves this problem with an automatic Digital Ratio Locked Loop.
The ASRC is intended for applications up to 20 bit input word width. Digital Audio Sources can be applied in
general Serial Audio Interface format (3 wires) as well as in AES/EBU, IEC and EIAJ CP-340 format (1 wire).
An interface to the DSP core offers the possibility of interrupt controlled sample delivery. Furthermore, a programma-
ble Control/Status Register inside the ASRC allows a great variety of adjustments and status informations.
Figure 18. shows, how the ASRC interfaces the other blocks.
PLL Clock Oscillator
The PLL Clock Oscillator can accept an external clock at XTI or it can be configured to run an internal oscillator
when a crystal is connected across pins XTI & XTO. There is an input divide block IDF (1 -> 32) at the XTI clock
input and a multiply block MF (9 -> 128) in the PLL loop. Hence the PLL can multiply the external input clock by
a ratio MF/IDF to generate the internal clock. This allows the internal clock to be within 1 MHz of any desired
frequency even when XTI is much greater than 1 MHz. It is recommended that the input clock is not divided
down to less than 1 MHz as this reduces the Phase Detector's update rate.
The clocks to the DSP can be selected to be either the VCO output divided by 2 to 16, or be driven by the
XTI pin directly.
The crystal oscillator and the PLL will be gated off when entering the power-down mode (by setting a reg-
ister on DSP0).
Figure 18. System Overview
Digital Audio Sources e.g.:
DAT
DAB
CD
MD
Broadcast
48 kHz 48 kHz 44.1 kHz 44.1 kHz
32 kHz
3
lrckr_slv
sckr_slv
sdi0
SAI Receiver
Channel 0
1
S/PDIF
Receiver
AES/EBU
IEC 958
EIAJ CP-340
Left [19:0]
Right [19:0]
Fsin
Left [19:0]
Right [19:0]
Fsin
ASRC
Master Clock
Source
Fsout * 256
DSP
Asynchr. Sample Rate Converter
相關(guān)PDF資料
PDF描述
TDA7500 SPECIALTY CONSUMER CIRCUIT, PQFP100
TDA7502013TR SPECIALTY CONSUMER CIRCUIT, PQFP44
TDA7502E013TR SPECIALTY CONSUMER CIRCUIT, PQFP44
TDA7503 SPECIALTY CONSUMER CIRCUIT, PQFP100
TDA7511 AM/FM, AUDIO SINGLE CHIP RECEIVER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA7501 功能描述:音頻 DSP Digit Car Radio Sig RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TDA7501_07 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Line driver for digital car radio Signal processor (DSPLD)
TDA7501TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Line driver for digital car radio Signal processor (DSPLD)
TDA7502 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC In-Car Remote Amp RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TDA7502_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:In-car remote amplifier DSP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*