
20
3-3/4 A/D Converter with Frequency
Counter and Logic Probe
TC820
TC820-10 10/17/96
2001 Microchip Technology Inc.
DS21476A
Figure 22. Window Comparator Logic Probe
pulse should be "stretched." The circuit of Figure 22
shows capacitors added across the input pulldown resis-
tors to stretch the input pulse and permit viewing short-
duration input pulses.
External Peak Detection
The TC820 will hold the highest A/D conversion or
frequency reading indefinitely when the PK HOLD input is
connected to VDD. However, the analog peak input must be
present during the A/D converter's signal integrate period.
For slowly changing signals, such as temperature, the
peak reading will be properly converted and held.
If rapidly changing analog signals must be held, an
external peak detector should be added. An inexpensive
circuit can be made from an op amp and a few discrete
components, as shown in Figure 23. The droop rate of the
external peak detector should be adjusted so that the held
voltage will not decay below the desired accuracy level
during the converter's 400msec conversion time.
Liquid Crystal Display (LCD)
The TC820 drives a triplex (multiplexed 3:1) LCD with
three backplanes. The LCD can include decimal points,
polarity sign, and annunciators for overrange, peak hold,
high and low logic levels, and low battery. Table IV shows
the assignment of the display segments to the backplanes
and segment drive lines. The backplane drive frequency is
obtained by dividing the oscillator frequency by 240.
Backplane waveforms are shown in Figure 24. These
appear on outputs BP1, BP2, and BP3. They remain the
same regardless of the segments being driven.
+
–
VDD
TC820
R1
DP1/HI
LOGIC
DP0/LO
DGND
1N4148
+9V
VL
R2
R3
1M
1M
LOGIC
PROBE
INPUT
NOTE: Select R1, R2, R3 for desired logic thresholds.
+
–
VH
Other display output lines have waveforms that vary
depending on the displays values. Figure 25 shows a set of
waveforms for the a, g, d outputs of one digit for several
combinations of "on" segments.
Figure 23. External Peak Detector
VDD
TC820
+
–
VSS
V
+
IN
PK HOLD
0V
0.01
F
OFFSET
NULL
1N4148
+9V
10k
VIN
TL061
Table IV. LCD Backplane and Segment Assignments
40-Pin
44-Pin
LCD
Plastic DIP
Flat Pkg
Display
Pin No.
BP1
BP2
BP3
140
3
LOW
"—"E4
241
4
A4
G4
D4
3
42
5
B4
C4
DP3
4
43
6
HIGH
F3
E3
544
7
A3
G3
D3
6
1
8
B3
C3
DP2
7
2
9
OVER
F2
E2
83
10
A2
G2
D2
9
4
11
B2
C2
DP1
10
5
12
PEAK
F1
E1
11
6
13
A1
G1
D1
12
7
14
B1
C1
BATT
13
8
2,16*
——
BP3
14
9
1
—
BP2
—
15
10
15
BP1
——
*Connect both pins 2 and 16 of LCD to TC820 BP3 output.