參數(shù)資料
型號(hào): TC530COI713
廠商: Microchip Technology
文件頁(yè)數(shù): 28/28頁(yè)
文件大小: 0K
描述: IC DATA ACQ SUBSYSTEM 28SOIC
標(biāo)準(zhǔn)包裝: 1,600
類型: 數(shù)據(jù)采集系統(tǒng)(DAS)
分辨率(位): 17 b
采樣率(每秒): 6.5
數(shù)據(jù)接口: 串行
電壓電源: 單電源
電源電壓: 4.5 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 28-SOIC
包裝: 帶卷 (TR)
2007 Microchip Technology Inc.
DS21433C-page 9
TC530/TC534
4.0
DETAILED DESCRIPTION
4.1
Dual Slope Integrating Converter
The TC530/TC534 dual slope converter operates by
integrating the input signal for a fixed time period, then
applying an opposite polarity reference voltage while
timing the period (counting clocks pulses) for the
integrator output to cross 0V (deintegrating). The
resulting count is read as conversion data.
A simple mathematical expression that describes dual
slope conversion is:
EQUATION 4-1:
EQUATION 4-2:
from which:
EQUATION 4-3:
And therefore:
EQUATION 4-4:
Inspection of Equation 4-4 shows dual slope converter
accuracy is unrelated to integrating resistor and
capacitor values, as long as they are stable throughout
the measurement cycle. This measurement technique
is inherently ratiometric (i.e., the ratio between the TINT
and TDEINT times is equal to the ratio between VIN and
VREF).
Another inherent benefit is noise immunity. Input noise
spikes are integrated, or averaged to zero, during the
integration period. The integrating converter has a noise
immunity with an attenuation rate of at least -20 dB per
decade. Interference signals with frequencies at integral
multiples of the integration period are, for the most part,
completely removed. For this reason, the integration
period of the converter is often established to reject
50/60 Hz line noise. The ability to reject such noise is
shown by the plot of Figure 4-1.
In addition to the two phases required for dual slope
measurement (Integrate
and
De-integrate), the
TC530/TC534 performs two additional adjustments to
minimize measurement error due to system offset volt-
ages. The resulting four internal operations (conver-
sion phases) performed each measurement cycle are:
Auto Zero (AZ), Integrator Output Zero (IZ), Input
Integrate (INT) and Reference De-integrate (DINT).
The AZ and IZ phases compensate for system offset
errors and the INT and DINT phases perform the actual
A/D conversion.
FIGURE 4-1:
Integrating Converter
Normal Mode Rejection.
4.2
Auto Zero Phase (AZ)
This phase compensates for errors due to buffer,
integrator and comparator offset voltages. During this
phase,
an
internal
feedback
loop
forces
a
compensating error voltage on auto zero capacitor
(CAZ). The duration of the AZ phase is programmable
via the serial port (see Section 5.1.1 “AZ and INT
Phase Duration”, AZ and INT Phase Duration).
Integrate Voltage = De-integrate Voltage
1
RINTCINT
------------------------ T
INT
0
VIN T
()dT
1
RINTCINT
------------------------ T
DEINT
0
VREF
=
(VIN)
(RINT)(CINT)
[ (TINT) =(V
REF)
]
(RINT)(CINT)
[ (TDEINT) ]
VIN = VREF
[ ]
TINT
TDEINT
Where:
VREF
=
Reference Voltage
TINT
=
Integrate Time
TDEINT
=
Reference Voltage De-integrate
Time
30
20
10
0
0.1/T
1/T
10/T
Input Frequency
Normal
Mode
Rejection
(dB)
T = Measurement
Period
相關(guān)PDF資料
PDF描述
TDA3653B/N2,112 IC VERT DEFLECT 9-SIL
TLE8262-2E IC SYSTEM BASIS CHIP DSO-36
TMPA910CRAXBG IC MCU 32BIT ARM9 W/ADC 361FBGA
TMS320C6205GHKA200 IC FIXED-POINT DSP 288-BGA
TMS320C6415TBGLZA7 IC FIXED-POINT DSP 532-FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TC530CPJ 功能描述:數(shù)據(jù)轉(zhuǎn)換系統(tǒng) Prec Data Acq Subsys RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率:0.001 MSPs 分辨率:24 bit 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
TC531000AP-F711 制造商:Toshiba America Electronic Components 功能描述:531000AP-F711
TC531001 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:1M BIT (128K WORD x 8 BIT) CMOS MASK ROM
TC531001CF 制造商:Toshiba America Electronic Components 功能描述:
TC531001CF-12 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:1M BIT (128K WORD x 8 BIT) CMOS MASK ROM