參數(shù)資料
型號(hào): TA1316AN
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PDIP56
封裝: 0.600 INCH ,1.78 MM PITCH, PLASTIC, SDIP-56
文件頁數(shù): 36/115頁
文件大小: 1413K
代理商: TA1316AN
TA1316AN
2002-10-04
27
Parameter
Explanation
Preset
BLACK STRETCH POINT
Adjusts black stretch point 1.
000: OFF,
001 (34 IRE) ~111 (53 IRE)
Center
APL VS BSP
Adjusts black stretch point 2.
00 (0 IRE) ~11 (24 IRE) up
0 IRE
B.L.C
Turns black level automatic correction on/off.
Max: 8.5 IRE, black stretch has priority.
0: Off,
1: On
Off
B.D.L.
Switches black detection level.
0: 3 IRE,
1: 0 IRE
3 IRE
BS-ARE
Turns black stretch area on/off.
0: On,
1: Off
On
SHR-TRACKING
SHR tracking (adjusts SRT component gain.)
00 (SRT-GAIN max) ~11 (SRT-GAIN min)
Center
WPL-LEVEL
Adjusts white letter improvement amplitude.
000: min
111: max
min
WPL-FREQ
Adjusts white letter improvement start frequency.
000 (5 MHz) ~111 (16 MHz)
5 MHz
DYNAMIC ABL POINT
Adjusts dynamic ABL detection voltage.
000 (min) ~111 (max)
Center
DYNAMIC ABL GAIN
Adjusts dynamic ABL sensitivity.
000 (min) ~111 (max)
min
ABL POINT
Adjusts ABL detection voltage.
000 (min) ~111 (max)
Center
ABL GAIN
Adjusts ABL sensitivity.
000 (min) ~111 (max)
min
RGB-OUT MODE
Switches RGB output mode (switch for RGB output mode for test and adjustment).
00: Normal,
01: R only,
10: G only,
11: B only
Normal
DYNC
γ-POINT
Switches dynamic Y
γ point.
00: 20 IRE,
01: 21.5 IRE,
10: 23.5 IRE,
11: 25 IRE
23.5 IRE
DYNC
γ GAIN VS DARK
AREA
Turns dynamic Y
γ gain VS dark area on/off.
000 (min) ~
111 (max (when 25 IRE or below is 25% or more of area ratio,
+3dB) )
min
STATIC
γ-GAIN
Turns static Y
γ dark area gain on/off.
00: Off (0dB)
11: max (1.5dB, at this time, DYNC
γ gain is +1.5dB max)
Off
Y-out
γ
Turns Y-out
γ on/off.
0: Off,
1: On
Off
OSD BRIGHT
Adjusts OSD brightness.
00: 5 IRE,
01: 0 IRE,
10:
5 IRE, 11: 10 IRE
5 IRE
OSD-CONTRAST
Adjusts OSD contrast.
00 (min (
9.5dB) ) ~11 (max (0dB) )
min
Y/C DL1/2
Adjust Y/C relative phase: Y phase before RGB matrix is changed.
Y/C DL2
= 0 and Y/C DL1 = 0: 10 ns, Y/C DL2 = 0 and Y/C DL1 = 1: 5 ns
Y/C DL2
= 1 and Y/C DL1 = 0: 0 ns, Y/C DL2 = 1 and Y/C DL1 = 1: +5 ns
10 ns
APACON WPL
Adjusts APACON white peak limiter.
000 (Off) ~111 (Maximum effect of positive limiter)
Off
相關(guān)PDF資料
PDF描述
TA1317AFG HORIZ/VERT DEFLECTION IC, PDSO30
TA1317ANG HORIZ/VERT DEFLECTION IC, PDIP24
TA1317AN HORIZ/VERT DEFLECTION IC, PDIP24
TA1317N VERTICAL DEFLECTION IC, PDIP24
TA1318AFG SPECIALTY CONSUMER CIRCUIT, PDSO30
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TA1317AFG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:Deflection Processor IC for TV
TA1317AN 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:Deflection Processor IC for TV
TA1317ANG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:Deflection Processor IC for TV
TA1318AF 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SYNC Processor, Frequency Counter IC for TV Component Signals
TA1318AFG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SYNC Processor, Frequency Counter IC for TV Component Signals