- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T8531 (Lineage Power) Tone Processing(音調(diào)處理器件) PDF資料下載
參數(shù)資料
| 型號： | T8531 |
| 廠商： | Lineage Power |
| 英文描述： | Tone Processing(音調(diào)處理器件) |
| 中文描述： | 音處理（音調(diào)處理器件） |
| 文件頁數(shù)： | 4/20頁 |
| 文件大?。?/td> | 338K |
| 代理商： | T8531 |
4
Lucent Technologies Inc.
User Manual
September 2000
T8531 and T8531A Tone Processing
Description
(continued)
DSP Core Memory Map
Table 1 below shows the internal RAM address map for
the DSP1627 core.
Table 1. DSP1627 Core Memory Map
The first 1K words of memory are divided evenly
among the 16 time slots (64 words each) to support the
per time-slot (TS) specific control words and state infor-
mation (TS info. table). The words within this area that
apply to the tone-processing algorithms are as follows:
I
Receive (RX) ac routine control word.
I
Transmit (TX) ac routine control word.
The host writes the DSP memory address of the appro-
priate routine into the control word to execute the task.
The second 1K word bank of internal RAM is utilized
for per time-slot system filter coefficients, calibration
coefficients, self-test results, and control words for the
tone processing algorithms (Tone TS tables 3, 6, 7, and
8).
The third and fourth 1K word banks of internal RAM are
divided evenly among the 16 time slots (128 words
each) for the tone-processing algorithms.
Starting
Address
0x000:0x3FF
0x400:0x7FF
Size
Function
1K
1K
Per time-slot information table.
Per time-slot system filter coef-
ficients, calibration coefficients,
self-test results, and tone pro-
cessing control words.
Per time-slot tone-processing
data buffers.
0x800:0xFFF
2K
Introduction to Tone-Processing Algorithms
Table 2 shows the possible combinations of T8531 routines that can be run simultaneously (start-up and calibration
routines are not considered).
Table 2. Possible Combination of Receive and Transmit Path Routines
* The caller ID generator routine starts a simplified version of TX path inactive routine.
Example:
I
The DTMF detector routine can be active simultaneously with the following:
— Call progress tone generator
— or RX path inactive
— or RX path active routine
The host can switch among these routines during DTMF detector operation.
Subroutine
DTMF
Detector
Caller
ID
Generation
Call
Progress
Tone
Generation
RX Path Inactive
RX Path Active
TX Path Inactive
TX Path Active
ROM
Start-up
Address
0x1650
Subroutines
RX
Path
Inactive
DTMF
Detector
—
Caller
ID
Gen.
—
Call
Progress
Tone Gen.
√
RX
Path
Active
√
TX
Path
Inactive
—
TX
Path
Active
—
√
0x1470
—
—
—
—
—
*
—
0x1000
√
—
—
—
—
√
√
0x0690
0x0500
0x0610
0x0400
√
√
—
—
—
—
*
—
—
—
√
√
—
—
√
—
—
—
—
√
√
—
—
—
—
√
—
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8531A | Tone Processing(音調(diào)處理器件) |
| T8532 | Multichannel Programmable Codec Chip Set(多通道可編程編解碼器芯片組) |
| T8534 | Quad Programmable Line Card Signal Processor(四通道可編程線卡信號處理器) |
| T8533 | Quad Programmable Line Card Signal Processor(四通道可編程線卡信號處理器) |
| T8535A | Quad Programmable Codec Chip Set(四通道可編程編解碼器芯片組) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8531A | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8532 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8533 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T85331G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85331J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。