參數(shù)資料
型號(hào): T7507
廠商: Lineage Power
元件分類: Codec
英文描述: Quad PCM Codec with Filters,Termination Impedance, and Hybrid Balance(帶濾波器、終端阻抗和混合平衡的四PCM編解碼器)
中文描述: 四PCM編解碼器與過(guò)濾器,終端阻抗,以及混合平衡(帶濾波器,終端阻抗和混合平衡的四的PCM編解碼器)
文件頁(yè)數(shù): 5/30頁(yè)
文件大?。?/td> 554K
代理商: T7507
Lucent Technologies Inc.
5
Data Sheet
August 1999
Termination Impedance, and Hybrid Balance
T7507 Quad PCM Codec with Filters,
Pin Information
5-5347a(F)
Figure 2. Pin Diagram
Table 1. Pin Descriptions
Pin
1
Symbol
FSEP
Type
I
d
Name/Function
Frame Sync Separation.
The pulse width of this 8 kHz signal defines the timing offset
between the transmit and receive frames. If the IFS pin is 0, internally generated receive
frame sync pulses are delayed from the corresponding transmit frame sync pulse rising
edge by one less than the FSEP pulse width in negative MCLK edges. If the pulse width
is one MCLK period or less or if IFS is high, the transmit and receive frame syncs are
made coincident. Loss of FSEP causes the device to power down. A delay of 255 clock
pulses is not allowed. Timing relationships between FSEP and time slot 0 are given in
Figures 12—14. This input is also the frame sync for all the codec filters and PCM inter-
face timing generated from MCLK. An internal pull-down is on FSEP
Digital Ground.
Ground connection for the digital circuitry. All ground pins must be con-
nected on the circuit board.
Transmit PCM Data Output.
This pin remains in the high-impedance state except during
active transmit time slots. An active transmit time slot is defined by programming, FSEP
and the state of IFS. Data is shifted out on the rising edge of MCLK.
Receive PCM Data Input.
The data on this pin is shifted into the device on the falling
edges of MCLK. Data is only entered for valid time slots as defined by the relationship of
the time-slot programming pulse on the FSEP input, and the state of IFS.
Master Clock Input.
The frequency must be 2.048 MHz. This clock serves as the bit
clock for all PCM data transfer. A 40% to 60% duty cycle is required.
Transmit PCM Data Output Flag.
An open-drain output that pulses low during the
period when the D
X
output is enabled.
2
GNDD
3
D
X
O
4
D
R
I
5
MCLK
I
6
DxEN
O
39
38
37
36
35
34
33
32
31
30
29
NTSD0
NTSD1
NTSD3
NTSD2
EN0
C
EN1
C
EN3
C
EN2
C
V
DD
VF
X
IN0
AGND0
NTSD
C
NSTAT
C
B1
C
B0
C
RD3
C
RD2
C
RD1
C
V
DD
VF
X
IN2
AGND2
VF
R
ON2
7
8
9
10
11
12
13
14
15
16
17
T7507
6
5
4
3
1
2
44 43 42 41 40
25
18
20 21 22
26 27
19
28
24
23
D
X
E
M
D
R
D
X
G
F
I
C
C
D
D
V
R
O
V
R
O
V
R
O
A
V
X
I
A
V
X
I
V
R
O
V
R
O
V
R
O
V
R
O
相關(guān)PDF資料
PDF描述
T7536 16-Channel Programmable Codec Chip Set(十六通道可編程編解碼器芯片組)
T7531A 16-Channel Programmable Codec Chip Set(十六通道可編程編解碼器芯片組)
T7570 Programmable PCM Codec with Hybrid-Balance Filter(帶混合平衡濾波器的可編程PCM編解碼器)
T7633 Dual T1/E1 3.3 V Short-Haul Terminator(雙T1/E1 3.3V短通信距離終端器)
T7688 5.0 V E1/CEPT Quad Line Interface(5.0 V E1/CEPT四線接口)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T75-08M2 制造商:The Cherry Corporation 功能描述:
T-751 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:Fly Back Transformer
T75-24C3 制造商:Stancor 功能描述:Power Transformer Triple Prim. Single Sec. 120V/208V/240V Prim. 24V Sec. Flange Mount
T7570 制造商:AGERE 制造商全稱:AGERE 功能描述:T7570 Programmable PCM Codec with Hybrid-Balance Filter
T-758 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:Transformer