- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98149 > SX28AC/SSU 2 CHANNEL(S), I2C BUS CONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | SX28AC/SSU |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), I2C BUS CONTROLLER, PDSO28 |
| 封裝： | GREEN, PLASTIC, SSOP-28 |
| 文件頁數(shù)： | 23/48頁 |
| 文件大?。?/td> | 772K |
| 代理商： | SX28AC/SSU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
2005 Ubicom, Inc. All rights reserved.
- 3 -
www.ubicom.com
SX20AC/SX28AC
1.2 Key Features
50 MIPS Performance
SX20AC/SX28AC: DC - 75 MHz
SX20AC/SX28AC: 13.3 ns instruction cycle, 39.9 ns in-
ternal interrupt response
1 instruction per clock (branches 3)
EE/FLASH Program Memory and SRAM Data Memory
Access time of < 13.3 ns provides single cycle access
EE/Flash rated for > 10,000 rewrite cycles
2048 Words EE/Flash program memory
136x8 bits SRAM data memory
CPU Features
Compact instruction set
All instructions are single cycle except branch
Eight-level push/pop hardware stack for subroutine
linkage
Fast table lookup capability through run-time readable
code (IREAD instruction)
Totally predictable program execution flow for hard
real-time applications
Fast and Deterministic Interrupt
Jitter-free 3-cycle internal interrupt response
Hardware context save/restore of key resources such
as PC, W, STATUS, and FSR within the 3-cycle inter-
rupt response time
External wakeup/interrupt capability on Port B (8 pins)
Flexible I/O
All pins individually programmable as I/O
Inputs are TTL or CMOS level selectable
All pins have selectable internal pull-ups
Selectable Schmitt Trigger inputs on Ports B, and C
All outputs capable of sourcing/sinking 30 mA
Port A outputs have symmetrical drive
Analog comparator support on Port B (RB0 OUT, RB1
IN-, RB2 IN+)
Selectable I/O operation synchronous to the oscillator
clock
Hardware Peripheral Features
One 8-bit Real Time Clock/Counter (RTCC) with pro-
gramable 8-bit prescaler
Watchdog Timer (shares the RTCC prescaler)
Analog comparator
Brown-out detector
Multi-Input Wakeup logic on 8 pins
Internal RC oscillator with configurable rate from 31.25
kHz to 4 MHz
Power-On-Reset
Packages
20-pin SSOP, 28-pin DIP/SSOP
Programming and Debugging Support
On- chip in-system programming support with serial
and parallel interfaces
In-system serial programming via oscillator pins
On-chip in-System debugging support logic
Real-time emulation, full program debug, and integrat-
ed development environment offered by third party tool
vendors
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY100EP11UZITR | 100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| SY100EP195VTCTR | ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32 |
| SY100EP195VTG | ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32 |
| SY100EP196VTCTR | ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32 |
| SY100EP196VTC | ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SX28AD100-I/DP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/PQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/SO | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/SS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/TQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。