參數(shù)資料
型號(hào)： SX28AC/SSU
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), I2C BUS CONTROLLER, PDSO28
封裝： GREEN, PLASTIC, SSOP-28
文件頁(yè)數(shù)： 18/48頁(yè)
文件大?。?/td> 772K
代理商： SX28AC/SSU
2005 Ubicom, Inc. All rights reserved.
- 25 -
www.ubicom.com
SX20AC/SX28AC
11.0 COMPARATOR
The device contains an on-chip differential comparator.
Ports RB0-RB2 support the comparator. Ports RB1 and
RB2 are the comparator negative and positive inputs,
respectively, while Port RB0 serves as the comparator
output pin. To use these pins in conjunction with the com-
parator, the user program must configure Ports RB1 and
RB2 as inputs and Port RB0 as an output. The CMP_B
register is used to enable the comparator, to read the out-
put of the comparator internally, and to enable the output
of the comparator to the comparator output pin.
The comparator enable bits are set to “1” upon reset,
thus disabling the comparator. To avoid drawing addi-
tional current during the power down mode, the compara-
tor should be disabled before entering the power down
mode. Here is an example of how to setup the compara-
tor and read the CMP_B register.
The final “mov” instruction in this example performs an
exchange of data between the working register (W) and
the CMP_B register. This exchange occurs only with Port
B accesses. Otherwise, the “mov” instruction does not
perform an exchange, but only moves data from the
source to the destination.
Figure 11-1 shows the comparator block diagram.
CMP_B - Comparator Enable/Status Register
mov M,#$08
;set MODE register to access
;CMP_B
mov W,#$00
;clear W
mov !RB,W
;enable comparator and its
;output
...
;delay after enabling
;comparator for response
mov M,#$08
;set MODE register to access
;CMP_B
mov W,#$00
;clear W
mov !RB,W
;enable comparator and its
;output and also read CMP_B
;(exchange W and CMB_B)
and W,#$01
;set/clear Z bit based on
;comparator result
snb $03.2
;test Z bit in STATUS reg
;(0 => RB2<RB1)
jmp rb2_hi
;jump only if RB2>RB1
...
CMP_EN
CMP_OE
Reserved
CMP_RES
Bit 7
Bit 6
Bits 5–1
Bit 0
CMP_RES
Comparator result: 1 for RB2>RB1 or 0
for RB2<RB1. Comparator must be en-
abled (CMP_EN = 0) to read the result.
The result can be read whether or not the
CMP_OE bit is cleared.
CMP_OE
When cleared to 0, enables the compar-
ator output to the RB0 pin.
CMP_EN
When cleared to 0, enables the compar-
ator.
相關(guān)PDF資料
PDF描述
SY100EP11UZITR 100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
SY100EP195VTCTR ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32
SY100EP195VTG ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32
SY100EP196VTCTR ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32
SY100EP196VTC ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SX28AD100-I/DP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug
SX28AD100-I/PQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug
SX28AD100-I/SO 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug
SX28AD100-I/SS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug
SX28AD100-I/TQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*