- 您現在的位置：買賣IC網 > PDF目錄385876 > STPCCONSUMER-S (意法半導體) CONNECTOR ACCESSORY PDF資料下載
參數資料
| 型號： | STPCCONSUMER-S |
| 廠商： | 意法半導體 |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 連接器附件 |
| 文件頁數： | 18/51頁 |
| 文件大?。?/td> | 836K |
| 代理商： | STPCCONSUMER-S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
PIN DESCRIPTION
18/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
2.2.7 IDE INTERFACE
PCS1#, PCS3#
Primary Chip Select. These sig-
nals are used as the active high primary master &
slave IDE chip select signals. These signals must
be externally ANDed with the ISAOE
#
signal be-
fore driving the IDE devices to guarantee it is ac-
tive only when ISA bus is idle.
SCS1#, SCS3#
Secondary Chip Select. These
signals are used as the active high secondary
master & slave IDE chip select signals. These sig-
nals must be externally ANDed with the ISAOE
#
signal before driving theIDE devices to guarantee
it is active only when ISA bus is idle.
DA[2:0]
Address. These signals are connected to
DA[2:0] ofIDE devicesdirectly or through a buffer.
If the toggling of signals are to be masked during
ISA bus cycles, they can be externally ORed with
ISAOE# before being connected to the IDE devic-
es.
DD[15:0]
Databus. When the IDE bus is active,
they serve as IDE signals DD[11:0]. IDE devices
are connected to SA[19:8] directly and ISA bus is
connected to these pins through two LS245 trans-
ceivers as described in Figure 2.2.
DIORDY
Busy/Ready. This pin serves as IDE sig-
nal DIORDY.
PIRQ
Primary Interrupt Request.
SIRQ
Secondary Interrupt Request.
Interrupt request from IDE channels.
PDRQ
Primary DMA Request.
SDRQ
Secondary DMA Request.
DMA request from IDE channels.
PDACK#
Primary DMA Acknowledge.
SDACK#
Secondary DMA Acknowledge.
DMA acknoledge to IDE channels.
PDIOR#, PDIOW#
Primary I/O Read & Write.
SDIOR#, SDIOW#
Secondary I/ORead & Write.
Primary & Secondary channel read & write.
2.2.8 Monitor Interface
RED, GREEN, BLUE
RGB Video Outputs.These
are the 3 analog color outputs from the RAMDACs
VSYNC
Vertical Synchronisation Pulse. This is
the vertical synchronization signal from the VGA
controller.
HSYNC
Horizontal Synchronisation Pulse. This is
the horizontal synchronization signal from the
VGA controller.
VREF_DAC
DAC Voltage reference. An external
voltage reference is connected to this pin to bias
the DAC.
RSET
Resistor Current Set. This reference cur-
rent input to the RAMDAC is used to set the full-
scale output of the RAMDAC.
COMP
Compensation. This is the RAMDAC com-
pensation pin. Normally, an external capacitor
(typically 10nF) is connected between this pin and
V
DD
to damp oscillations.
相關PDF資料 |
PDF描述 |
|---|---|
| STPCI0166BTC3 | PC Compatible Embedded Microprocessor |
| STPCINDUSTRIAL | PC Compatible Embedded Microprocessor |
| STPCI0180BTC3 | PC Compatible Embedded Microprocessor |
| STPCI0180BTI3 | PC Compatible Embedded Microprocessor |
| STPCI0166BTI3 | PC Compatible Embedded Microprocessor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| STPCD01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR |
| STPCD0110BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0112BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0113BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0166BTA3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。