參數(shù)資料
型號： STPCCONSUMER-S
廠商： 意法半導體
英文描述： CONNECTOR ACCESSORY
中文描述： 連接器附件
文件頁數(shù)： 13/51頁
文件大小： 836K
代理商： STPCCONSUMER-S
PIN DESCRIPTION
13/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
2.2 SIGNAL DESCRIPTIONS
2.2.1 BASIC CLOCKS AND RESETS
SYSRSTI#
System Reset/Power good. This input
is low when the reset switch is depressed. Other-
wise, it reflects the power supply’s power good
signal. This input is asynchronous to all clocks,
and acts as a negative active reset. The reset cir-
cuit initiates a hard reset on the rising edge of this
signal.
SYSRSTO#
Reset Output to System. This is the
system resetsignal and is used to reset the rest of
the components (not on Host bus) in the system.
The ISA bus reset is an externally inverted buff-
ered version of this output and the PCI bus resetis
an externally buffered version of this output.
XTALI
14.3MHz Crystal Input
XTALO
14.3MHz Crystal Output. These pins are
connected to the 14.318 MHz crystal to provide
the reference clock for the internal frequency syn-
thesizer to generate all the other clocks.
A 14.318 MHz Series Cut Crystal should be con-
nected between these two pins. Balance capaci-
tors of 15 pF should also be added. In the event of
an external quarzt oscillator providing the master
clock signal to the STPC Consumer-S device, the
TTL signal should be provided on XTALO.
HCLK
Host Clock. This clock supplies the CPU
and the host related blocks. This clock can e dou-
bled inside the CPU and is intended to operate in
the range of 25 to 100 MHz. This clock in generat-
ed internally from a PLL but can be driven directly
from the external system.
DCLK
Dot Clock / Pixel clock.This clock supplies
the display controller, the video pipeline, the ram-
dac, and the TV output logic. Its value is depend-
ent on the selected display mode.
Its frequency can be as high as 135 MHz. Thissig-
nal is either driven by the internal PLL either byan
external oscillator. The direction can be controlled
by a strap option or an internal register bit.
DEV_CLK
24MHz Peripheral Clock. This 24MHZ
signal is provided as a convenience for the system
integration of a Floppy Disk driver function in an
external chip.
VIDEO INPUT
VCLK
VIN
VCS
ODD_EVEN
I
I
27-33MHz Video Input Port Clock
CCIR 601 or 656 YUV Video Data Input
Composite Synch or Horizontal line SYNC output
Frame Synchronisation
1
8
1
1
I/O
I/O
ANALOG TV OUTPUT
RED_TV, GREEN_TV, BLUE_TV
CVBS
IREF1_TV
VREF1_TV
IREF2_TV
VREF2_TV
VSSA_TV
VDDA_TV
O
O
I
I
I
I
I
I
Analog RGB or S-VHS outputs
Analog video composite output
Reference current of 9bit DAC for CVBS
Reference voltage of 9bit DAC for CVBS
Reference current of 8bit DAC for R,G,B
Reference voltage of 8bit DAC for R,G,B
Analog Vss for DAC
Analog Vdd for DAC
3
1
1
1
1
1
1
1
MISCELLANEOUS
SPKRD
SCL
SDA
SCAN_ENABLE
O
I/O
I/O
I
Speaker Device Output
I C Interface - Clock / Can be used for VGA DDC[1] signal
I C Interface - Data / Can be used for VGA DDC[0] signal
Reserved (Test pin)
1
1
1
1
Table 2.2. Definition of Signal Pins
Signal Name
Dir
Description
Qty
相關(guān)PDF資料
PDF描述
STPCI0166BTC3 PC Compatible Embedded Microprocessor
STPCINDUSTRIAL PC Compatible Embedded Microprocessor
STPCI0180BTC3 PC Compatible Embedded Microprocessor
STPCI0180BTI3 PC Compatible Embedded Microprocessor
STPCI0166BTI3 PC Compatible Embedded Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCD01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR
STPCD0110BTC3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
STPCD0112BTC3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
STPCD0113BTC3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
STPCD0166BTA3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*