參數(shù)資料
型號(hào): ST7267C8T1/XXX
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48
封裝: 7 X 7 MM, LEAD FREE, TQFP-48
文件頁(yè)數(shù): 67/189頁(yè)
文件大小: 1643K
代理商: ST7267C8T1/XXX
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)
ST7267C8 ST7267R8
159/189
MSCI PARALLEL INTERFACE (Cont’d)
REED SOLOMON CONTROL STATUS REGISTER (RCSR)
Read / Write
Reset Value: 0100 0000 0000 0000 (4000h).
Bit 15 = DOFF Decoder Output FIFO Full.
This bit is set by hardware when the decoder out-
put FIFO is full and reset by hardware when MSCI
software reads data from this FIFO through the
RDFDR register.
0: RS Decoder output FIFO not full.
1: RS Decoder output FIFO full.
Bit 14 = DOFE Decoder Output FIFO Empty.
This bit is set by hardware when the 8th word is
read by MSCI software from the decoder output
FIFO through the RDFDR register. It is reset by
hardware when FIFO is full again.
0: RS Decoder output FIFO not empty.
1: RS Decoder output FIFO empty.
Bit 13 = DLWR Decoder Last Word Read.
This bit is set by hardware when the last word is
read from the decoder output FIFO. It is reset by
hardware when a word that is not the last of a 512-
byte packet is read from the decoder output FIFO.
0: RS Decoder last word not read.
1: RS Decoder last word read.
Bit 12 = DRR Decoder Ready to Receive.
This bit is set and reset by hardware. It indicates
whether the decoder is ready to be used or not.
Data must not be sent to the decoder if DRR=0.
refer to Section 17.8 for more information.
0: RS Decoder not ready to receive.
1: RS Decoder ready to receive.
Bit 11 = DEFV Decoder Error Flag Valid.
This bit is set by hardware when the error flag is
valid. This happens a few MSCI cycles after the
decoder received a complete packet. It is reset by
hardware when the first symbol of the next data
packet is received by the decoder.
0: RS Decoder error flag is valid.
1: RS Decoder error flag is not valid.
Bit 10 = DEF Decoder Error Flag.
This bit is set by hardware when an error is detect-
ed in the current data packet. This flag is signifi-
cant only when DEFV bit is set. It is reset by hard-
ware when the first symbol of the next data packet
is received by the decoder.
0: No error detected by RS decoder.
1: Error(s) detected by RS decoder.
Bit 9 = DEOC Decoder End Of Correction.
This bit is set by hardware when the correction al-
gorithm is finished and when all words of the
512byte data packet are read from the decoder
output. It is reset by hardware when the first sym-
bol of the next data packet is received by the de-
coder.
0: RS Decoder correction not finished.
1: RS Decoder correction finished.
Bit 8 = DUE Decoder Uncorrectable Error.
This bit is set by hardware when the decoder de-
tects an error that can not be recovered. This flag
is significant only when DEOC=1 (after full decod-
ing process including the reading of the complete
decoded data packet from the decoder output
FIFO. It is reset by hardware when the first symbol
of the next data packet is received by the decoder.
0: No uncorrectable error detected by RS decoder.
1: Uncorrectable error(s) detected by RS decoder.
Bit [7:5] = DNE[2:0] Decoder Number of Errors.
These bits are set by hardware by the decoder to
give the number of errors detected. This flag is sig-
nificant only when DEOC=1 and if the DUE flag is
not set. It is reset by hardware when the first sym-
bol of the next data packet is received by the de-
coder.
15
8
7
0
DOFF
DOFE DLWR
DRR
DEFV
DEF
DEOC
DUE
DNE[2] DNE[1] DNE[0]
DE
EPR
FD
EE
DIFF
DNE[2]
DNE[1]
DNE[0]
Number of errors
0
00
1
01
0
2
01
1
3
10
0
4
1
0
1
N/A
1
0
N/A
1
N/A
相關(guān)PDF資料
PDF描述
ST72774S9T1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
ST72E734J6D0 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42
ST72T774S9T1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44
ST7294C6B6 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28
ST72T94C6M6 8-BIT, OTPROM, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72681/R12 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays
ST72681/S13 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays
ST7271 制造商:Panasonic Industrial Company 功能描述:IC
ST7271N5B1-CLF 制造商:STMicroelectronics 功能描述:
ST727X4-EMU2B 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk