- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98145 > ST7267C8T1/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST7267C8T1/XXX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, LEAD FREE, TQFP-48 |
| 文件頁(yè)數(shù)： | 3/189頁(yè) |
| 文件大?。?/td> | 1643K |
| 代理商： | ST7267C8T1/XXX |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)
ST7267C8 ST7267R8
100/189
Bit 6:5 = Reserved.
Bit 4 = DMAE DMA Enable
0: DMA request for the IN endpoint disabled
1: DMA request for the IN endpoint enabled.
Bit 3 = FDT Force Data Toggle
The CPU sets this bit to force the endpoint’s IN
data toggle to switch after each data packet is sent
regardless of whether an ACK was received.
0: Data toggle not forced
1: Data toggle forced
Bits 2:0= Reserved.
IN CONTROL STATUS REGISTER LSB (INCS-
RL)
INCSRL is the LSB of a register that provides con-
trol and status bits for IN transactions through the
currently-selected endpoint. There is an INCSRL
register for each IN endpoint (not including End-
point 0). For endpoint 0 this control status register
is common to SETUP, IN or OUT transactions.
For endpoint 0 (CSR0):
CSR0 appears in the memory map when the Index
register is set to 0. It is used for all control/status of
Endpoint 0. For details of how to service device re-
quests to Endpoint 0, see Section 12.4.10: ‘End-
point 0 Handling’.
Read/Write
Reset value: 0000 0000 (00h)
Bit 7 = SSE Serviced Setup End.
Software writes a 1 to this bit to clear the SE bit.
SSE is cleared automatically.
Bit 6 = SOPR Serviced OUT Packet Ready.
Software writes a 1 to this bit to clear the OPR bit.
SOPR is cleared automatically
Bit 5 = SDST Send Stall.
Software writes a 1 to this bit to terminate the cur-
rent transaction. The STALL handshake will be
transmitted and then this bit will be cleared auto-
matically.
Bit 4 = SE Setup End (Read Only)
This bit will be set when a control transaction ends
before the DE bit has been set. An interrupt will be
generated and the FIFO flushed at this time. The
bit is cleared by software writing a 1 to the SSE bit.
Bit 3 = DE Data End
Software sets this bit:
- when setting IPR bit for the last data packet.
- when clearing OPR bit after unloading the last
data packet.
- when setting IPR bit for a zero length data pack-
et.
It is cleared automatically.
Bit 2 = STST Sent Stall
This bit is set when a STALL handshake is trans-
mitted. The CPU should clear this bit.
Bit 1 = IPR In Packet Ready
Software sets this bit after loading a data packet
into the FIFO. It is cleared automatically when the
data packet has been transmitted. An interrupt is
generated when the bit is cleared.
Bit 0 = OPR Out Packet Ready (Read Only)
This bit is set when a data packet has been re-
ceived. An interrupt is generated when this bit is
set. Software clears this bit by setting the SOPR
bit.
For endpoint 1 and 2:
Read/Write
Reset value: 0000 0000 (00h)
Bit 7 = Reserved.
Bit 6 = CDT Clear Data Toggle.
Software writes a 1 to this bit to reset the endpoint
IN data toggle to 0.
Bit 5 = STST Sent Stall
This bit is set when a STALL handshake is trans-
mitted. The FIFO is flushed and the IPR bit is
cleared. Software should clear this bit.
70
SSE
SOPR
SDST
SE
DE
STST
IPR
OPR
70
0
CDT
STST
SDST
FLFI
UNDR
FINE
IPR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
| ST72T94C6M6 | 8-BIT, OTPROM, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。