參數(shù)資料
型號: ST7263BK1B/XXX
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32
封裝: 0.400 INCH, LEAD FREE, SHRINK, PLASTIC, DIP-32
文件頁數(shù): 122/140頁
文件大?。?/td> 1423K
代理商: ST7263BK1B/XXX
ST7263B
82/140
11.5 IC BUS INTERFACE (IC)
11.5.1 Introduction
The IC Bus Interface serves as an interface be-
tween the microcontroller and the serial IC bus. It
provides both multimaster and slave functions,
and controls all IC bus-specific sequencing, pro-
tocol, arbitration and timing. It supports fast IC
mode (400 kHz).
11.5.2 Main Features
Parallel-bus/IC protocol converter
Multi-master capability
7-bit Addressing
Transmitter/Receiver flag
End-of-byte transmission flag
Transfer problem detection
IC Master Features:
Clock generation
IC bus busy flag
Arbitration Lost Flag
End of byte transmission flag
Transmitter/Receiver Flag
Start bit detection flag
Start and Stop generation
IC Slave Features:
Stop bit detection
IC bus busy flag
Detection of misplaced start or stop condition
Programmable IC Address detection
Transfer problem detection
End-of-byte transmission flag
Transmitter/Receiver flag
11.5.3 General Description
In addition to receiving and transmitting data, this
interface converts it from serial to parallel format
and vice versa, using either an interrupt or polled
handshake. The interrupts are enabled or disabled
by software. The interface is connected to the IC
bus by a data pin (SDAI) and by a clock pin (SCLI).
It can be connected both with a standard IC bus
and a Fast IC bus. This selection is made by soft-
ware.
Mode Selection
The interface can operate in the four following
modes:
– Slave transmitter/receiver
– Master transmitter/receiver
By default, it operates in slave mode.
The interface automatically switches from slave to
master after it generates a START condition and
from master to slave in case of arbitration loss or a
STOP generation, allowing then Multi-Master ca-
pability.
Communication Flow
In Master mode, it initiates a data transfer and
generates the clock signal. A serial data transfer
always begins with a start condition and ends with
a stop condition. Both start and stop conditions are
generated in master mode by software.
In Slave mode, the interface is capable of recog-
nising its own address (7-bit), and the General Call
address. The General Call address detection may
be enabled or disabled by software.
Data and addresses are transferred as 8-bit bytes,
MSB first. The first byte following the start condi-
tion is the address byte; it is always transmitted in
Master mode.
A 9th clock pulse follows the 8 clock cycles of a
byte transfer, during which the receiver must send
an acknowledge bit to the transmitter. Refer to Fig-
Figure 42. IC BUS Protocol
SCL
SDA
12
8
9
MSB
ACK
STOP
START
CONDITION
VR02119B
相關(guān)PDF資料
PDF描述
ST72652AR4T1/XXX 8-BIT, MROM, MICROCONTROLLER, PQFP64
ST72651AR6T1E/XXX 8-BIT, MROM, MICROCONTROLLER, PQFP64
ST72652C4T1/XXX 8-BIT, MROM, MICROCONTROLLER, PQFP48
ST7267R8T1L/XXX 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64
ST7267C8T1/XXX 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7263-EMU2 功能描述:仿真器/模擬器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
ST7265X-EVAL/MS 制造商:STMicroelectronics 功能描述:ST6 EVAL BD - Bulk
ST7265X-EVAL/PFD 制造商:STMicroelectronics 功能描述:USB FLASH EVAL - Bulk
ST7266 制造商:6940 功能描述:ST7266
ST7267C8T1L 制造商:STMicroelectronics 功能描述: