參數(shù)資料
型號(hào): ST72171
英文描述: 8-BIT MCU WITH 8K FLASH. ADC. WDG. SPI. SCI. TIMERS SPGAS (SOFTWARE PROGRAMMABLE GAIN AMPLIFIERS). OP-AMP
中文描述: 8位8K閃存微控制器。 ADC的。水分散粒劑。的SPI。脊髓損傷。定時(shí)器SPGAS(軟件可編程增益放大器)。運(yùn)放
文件頁(yè)數(shù): 73/93頁(yè)
文件大小: 915K
代理商: ST72171
73/93
ST72E121 ST72T121
SERIAL PERIPHERAL INTERFACE
(Cont’d)
5.5.7 Register Description
CONTROL REGISTER (CR)
Read/Write
Reset Value: 0000xxxx (0xh)
7
Bit 7 =
SPIE
Serial peripheral interrupt enable.
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An SPI interrupt is generated whenever SPIF=1
or MODF=1 in the SR register
Bit 6 =
SPE
Serial peripheral output enable.
This bit is set and cleared by software. It is also
cleared by hardware when, in master mode, SS=0
(see
Section 5.5.4.5 Master Mode Fault
).
0: I/O port connected to pins
1: SPI alternate functions connected to pins
The SPE bit is cleared by reset, so the SPI periph-
eral is not initially connected to the external pins.
Bit 5 =
SPR2
Divider Enable
.
this bit is set and cleared by software and it is
cleared by reset. It is used with the SPR[1:0] bits to
set the baud rate. Refer to
Table 17
.
0: Divider by 2 enabled
1: Divider by 2 disabled
Bit 4 =
MSTR
Master.
This bit is set and cleared by software. It is also
cleared by hardware when, in master mode, SS=0
(see
Section 5.5.4.5 Master Mode Fault
).
0: Slave mode is selected
1: Master mode is selected, the function of the
SCK pin changes from an input to an output and
the functions of the MISO and MOSI pins are re-
versed.
Bit 3 =
CPOL
Clock polarity.
This bit is set and cleared by software. This bit de-
termines the steady state of the serial Clock. The
CPOL bit affects both the master and slave
modes.
0: The steady state is a low value at the SCK pin.
1: The steady state is a high value at the SCK pin.
Bit 2 =
CPHA
Clock phase.
This bit is set and cleared by software.
0: The first clock transition is the first data capture
edge.
1: The second clock transition is the first capture
edge.
Bit 1:0 =
SPR[1
:
0]
Serial peripheral rate.
These bits are set and cleared by software.Used
with the SPR2 bit, they select one of six baud rates
to be used as the serial clock when the device is a
master.
These 2 bits have no effect in slave mode.
Table 17. Serial Peripheral Baud Rate
0
SPIE
SPE
SPR2
MSTR
CPOL
CPHA
SPR1
SPR0
Serial Clock
f
CPU
/4
f
CPU
/8
f
CPU
/16
f
CPU
/32
f
CPU
/64
f
CPU
/128
SPR2
1
0
0
1
0
0
SPR1
0
0
0
1
1
1
SPR0
0
0
1
0
0
1
73
相關(guān)PDF資料
PDF描述
ST733C04LFL0 Fuse Holder; Fuse Size/Group:Micro; Mounting Type:PC Board; Body Material:Thermoplastic; Contact Material:Copper Alloy; Contact Plating:Tin; Current Rating:5A; Leaded Process Compatible:Yes; Terminal Type:Push-On
ST733C04LFM0 Fuse Holder; Leaded Process Compatible:Yes; Mounting Type:Panel Mount RoHS Compliant: Yes
ST733C08LFL0 Fuse Holder; Leaded Process Compatible:Yes; Mounting Type:Panel Mount RoHS Compliant: Yes
ST733C08LFM0 Automotive Fuse; Current Rating:3A; Voltage Rating:32V; Fuse Type:Fast Acting; Body Material:Plastic; Fuse Terminals:Blade; Length:15.41mm; Series:297; Voltage Rating:32V; Fuse Size/Group:15.41 x 10.92 x 3.81mm RoHS Compliant: Yes
ST7597 FUSE, 0.250A, 250V, 3AG SLO-BLO, CARTRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72171K2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:REAL-TIME DEVELOPMENT TOOLS FOR THE ST7 MCU FAMILY
ST72212 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI AND 1 OR 2 TIMERS
ST72212G2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI AND 1 OR 2 TIMERS
ST72212G2B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI AND 1 OR 2 TIMERS
ST72212G2B1/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|ST72 CPU|CMOS|SDIP|32PIN|PLASTIC