
xr
ST16C654/654D
REV. 5.0.2
2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
7
Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.
RIA#
RIB#
RIC#
RID#
63
19
30
50
8
28
42
62
98
33
48
84
I
UART channels A-D Ring-Indicator (active low) or general purpose
input. This input should be connected to VCC when not used. This
input has no effect on the UART.
ANCILLARY SIGNALS
XTAL1
25
35
40
I
Crystal or external clock input.
XTAL2
26
36
41
O
Crystal or buffered clock output.
16/68#
-
31
36
I
Intel or Motorola Bus Select (input with internal pull-up).
When 16/68# pin is at logic 1, 16 or Intel Mode, the device will oper-
ate in the Intel bus type of interface.
When 16/68# pin is at logic 0, 68 or Motorola mode, the device will
operate in the Motorola bus type of interface.
Motorola bus interface is not available on the 64 pin package.
CLKSEL
21
30
35
I
Baud-Rate-Generator Input Clock Prescaler Select for channels A-
D. This input is only sampled during power up or a reset. Connect to
VCC for divide by 1 (default) and GND for divide by 4. MCR[7] can
override the state of this pin following a reset or initialization. See
MCR bit-7 and
Figure 6 in the Baud Rate Generator section.
CHCCLK
-
42
I
This input provides the clock for UART channel C. An external 16X
baud clock or the crystal oscillator’s output, XTAL2, must be con-
nected to this pin for normal operation. This input may also be used
with MIDI (Musical Instrument Digital Interface) applications when
an external MIDI clock is provided. This pin is only available in the
100-pin QFP package.
RESET
(RESET#)
27
37
43
I
When 16/68# pin is at logic 1 for Intel bus interface, this input becomes the
Reset pin (active high). In this case, a 40 ns minimum logic 1 pulse
on this pin will reset the internal registers and all outputs. The UART
transmitter output will be held at logic 1, the receiver input will be
ignored and outputs are reset during reset period (
Table 16). When
16/68# pin is at a logic 0 for Motorola bus interface, this input
becomes Reset# pin (active low). This pin functions similarly, but
instead of a logic 1 pulse, a 40 ns minimum logic 0 pulse will reset
the internal registers and outputs.
Motorola bus interface is not available on the 64 pin package.
VCC
4, 35, 52
13, 47,
64
10, 61,
86
Pwr 2.97V to 5.5V power supply. The inputs are not 5V tolerant when
operating at 3.3V.
GND
14, 28,
45, 61
6, 23, 40,
57
20, 46,
71, 96
Pwr Power supply common, ground.
N.C.
-
1- 4, 26-
28, 29,
30, 51-
55, 77,
78, 79,
80
No Connection. These pins are not used in either the Intel or Motor-
ola bus modes. These pins are open, but typically, should be con-
nected to GND for good design practice.
Pin Description
NAME
64-LQFP
PIN #
68-PLCC
PIN#
100-QFP
PIN #
TYPE
DESCRIPTION