參數(shù)資料
型號(hào): ST16C650A
廠商: Exar Corporation
英文描述: 2.90V TO 5.5V UART WITH 32-BYTE FIFO
中文描述: 2.90V至5.5V UART的32字節(jié)FIFO
文件頁(yè)數(shù): 4/53頁(yè)
文件大?。?/td> 666K
代理商: ST16C650A
ST16C650A
2.90V TO 5.5V UART WITH 32-BYTE FIFO
á
REV. 5.0.0
4
IOW
19
21
17
I
Input/Output Write (active high)
Same as IOW# but active high. If this input is unused, it should be con-
nected to GND to minimize supply current.
CS0
12
14
9
I
Chip Select 0 input (active high)
This input selects the ST16C650A device. If CS1 or CS2# is used as the
chip select then this pin must be connected to VCC. The 650A is selected
when all three chip selects are active. See
Figure 3
through
Figure 5
.
CS1
13
15
10
I
Chip Select 1 input (active high)
This input selects the ST16C650A device. If CS0 or CS2# is used as the
chip select then this pin must be connected to VCC. The 650A is selected
when all three chip selects are active. See
Figure 3
through
Figure 5
.
CS2#
14
16
11
I
Chip Select 2 input (active low)
This input selects the ST16C650A device. If CS0 or CS1 is used as the
chip select then this pin must be connected to GND. The 650A is selected
when all three chip selects are active. See
Figure 3
through
Figure 5
.
INT
30
33
30
O
Interrupt Output
This output becomes active whenever the transmitter, receiver, line and/or
modem status register has an active condition. See interrupt section for
more detail. When IM# pin is at logic 0 (Intel bus mode), this interrupt out-
put may be set to normal active high or active high open source to provide
wire-OR capability by connecting a 1k to 10k ohms resistor between this
pin and ground.
AS#
25
28
24
I
Address Strobe input (active low)
In the Intel bus mode, the leading-edge transition of AS# latches the chip
selects (CS0, CS1, CS2#) and the address lines A0, A1 and A2. This
input is used when the address lines are not stable for the duration of a
read or write operation. In devices with top mark date code of "I2 YYWW"
and newer, the address bus is latched even if this input is not used. These
devices feature a ’0 ns’ address hold time.
See “AC Electrical Characteris-
tics”
. If not required, this input can be permanently tied to GND.
TXRDY#
24
27
23
O
UART Transmitter Ready (active low)
The output provides the TX FIFO/THR status. See
Table 2
. If it is not
used, leave it unconnected.
RXRDY#
29
32
29
O
UART Receiver Ready (active low)
This output provides the RX FIFO/RHR status for receive channel A. See
Table 2
. If it is not used, leave it unconnected.
PC Mode Interface Signals. Connect SEL pin to GND and IM# pin to GND to select PC Mode.
A3
A4
A5
A6
A7
A8
A9
-
-
-
-
-
-
-
25
12
14
15
16
21
1
20
6
9
10
11
17
37
I
PC mode additional Address Lines
In the PC mode, these are the additional address lines from the host
address bus. They are inputs to the on-board chip select decode function
for COM 1-4 and LPT ports. See
Table 1
for details. The pins A4 and A9
have internal 100k
pull-up resistors.
N
AME
40-
PDIP
P
IN
#
44-
PLCC
P
IN
#
48-
TQFP
P
IN
#
T
YPE
D
ESCRIPTION
相關(guān)PDF資料
PDF描述
ST16C650ACJ44 2.90V TO 5.5V UART WITH 32-BYTE FIFO
ST16C650ACP40 2.90V TO 5.5V UART WITH 32-BYTE FIFO
ST16C650ACQ48 2.90V TO 5.5V UART WITH 32-BYTE FIFO
ST16C650AIJ44 2.90V TO 5.5V UART WITH 32-BYTE FIFO
ST16C650AIP40 2.90V TO 5.5V UART WITH 32-BYTE FIFO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C650A_0508 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:2.90V TO 5.5V UART WITH 32-BYTE FIFO
ST16C650A_09 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:2.90V TO 5.5V UART WITH 32-BYTE FIFO
ST16C650ACJ44 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
ST16C650ACJ44-F 功能描述:UART 接口集成電路 UART W/32BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C650ACJ44TR-F 功能描述:UART 接口集成電路 UART W/32BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel