- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383836 > ST16C1451CQ48 (STARTECH SEMICONDUCTOR INC) 2.97V TO 5.5V UART PDF資料下載
參數(shù)資料
| 型號： | ST16C1451CQ48 |
| 廠商： | STARTECH SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2.97V TO 5.5V UART |
| 中文描述： | 1 CHANNEL(S), 448K bps, SERIAL COMM CONTROLLER, PQFP48 |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 355K |
| 代理商： | ST16C1451CQ48 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ST16C1450/51
2.97V TO 5.5V UART
á
REV. 4.2.0
16
4.4.1
LSR is by any of the LSR bits 1, 2, 3 and 4.
RXRDY is by received data in RHR.
TXRDY is by THR empty.
MSR is by any of the MSR bits 0, 1, 2 and 3.
4.4.2
Interrupt Clearing:
LSR interrupt is cleared by a read to the LSR register (but flags and tags not cleared until character(s) that
generated the interrupt(s) has been emptied or cleared from RHR).
RXRDY interrupt is cleared by reading RHR.
TXRDY interrupt is cleared by a read to the ISR register AND disabling the TXRDY interrupt (set IER bit-1 =
0), or by loading data into the TX FIFO.
MSR interrupt is cleared by a read to the MSR register.
Interrupt Generation:
]
ISR[0]: Interrupt Status
Logic 0 = An interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt
service routine.
Logic 1 = No interrupt pending (default condition).
ISR[3:1]: Interrupt Status
These bits indicate the source for a pending interrupt at interrupt priority levels (See Interrupt Source
Table 4
).
ISR[7:4]: Reserved
4.5
The Line Control Register is used to specify the asynchronous data communication format. The word or
character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this
register.
Line Control Register (LCR) - Read/Write
T
ABLE
4: I
NTERRUPT
S
OURCE
AND
P
RIORITY
L
EVEL
P
RIORITY
L
EVEL
ISR R
EGISTER
S
TATUS
B
ITS
S
OURCE
OF
INTERRUPT
B
IT
-3
B
IT
-2
B
IT
-1
B
IT
-0
1
0
1
1
0
LSR (Receiver Line Status Register)
2
0
1
0
0
RXRDY (Received Data Ready)
3
0
0
1
0
TXRDY (Transmit Ready)
4
0
0
0
0
MSR (Modem Status Register)
-
0
0
0
1
None (default)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST16C1451IJ28 | 2.97V TO 5.5V UART |
| ST16C1451IP28 | 2.97V TO 5.5V UART |
| ST16C1451IQ48 | 2.97V TO 5.5V UART |
| ST16C1451 | 2.97V TO 5.5V UART |
| ST16C1550 | 2.97V TO 5.5V UART WITH 16-BYTE FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST16C1451IJ28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART |
| ST16C1451IP28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART |
| ST16C1451IQ48 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART |
| ST16C1550 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART WITH 16-BYTE FIFO |
| ST16C1550_05 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART WITH 16-BYTE FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。