- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98143 > ST10F276Z5Q3 (STMICROELECTRONICS) 16-BIT, MROM, 64 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST10F276Z5Q3 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 64 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, QFP-144 |
| 文件頁(yè)數(shù)： | 99/239頁(yè) |
| 文件大?。?/td> | 2271K |
| 代理商： | ST10F276Z5Q3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)當(dāng)前第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)
Electrical characteristics
ST10F276Z5
188/239
23.7.1
Conversion timing control
When a conversion starts, first the capacitances of the converter are loaded via the respec-
tive analog input pin to the current analog input voltage. The time to load the capacitances is
referred to as sample time. Next, the sampled voltage is converted in several successive
steps into a digital value, which corresponds to the 10-bit resolution of the ADC. During
these steps the internal capacitances are repeatedly charged and discharged via the VAREF
pin.
The current that must be drawn from the sources for sampling and changing charges
depends on the duration of each step because the capacitors must reach their final voltage
level within the given time, at least with a certain approximation. However, the maximum cur-
rent that a source can deliver depends on its internal resistance.
The time that the two different actions take during conversion (sampling and converting) can
be programmed within a certain range in the device relative to the CPU clock. The absolute
time consumed by the different conversion steps is therefore independent from the general
speed of the controller. This allows adjusting the device A/D converter to the properties of
the system:
Fast conversion can be achieved by programming the respective times to their absolute
possible minimum. This is preferable for scanning high frequency signals. However, the
internal resistance of analog source and analog supply must be sufficiently low.
High internal resistance can be achieved by programming the respective times to a higher
value or to the possible maximum. This is preferable when using analog sources and supply
with a high internal resistance in order to keep the current as low as possible. However, the
conversion rate in this case may be considerably lower.
The conversion times are programmed via the upper 4 bits of register ADCON. Bit fields
ADCTC and ADSTC define the basic conversion time and in particular the partition between
the sample phase and comparison phases. The table below lists the possible combinations.
The timings refer to the unit TCL, where fCPU = 1/2TCL. A complete conversion time
includes the conversion itself, the sample time and the time required to transfer the digital
value to the result register.
6.
DNL, INL, OFS and TUE are tested at VAREF = 5.0 V, VAGND = 0 V, VDD = 5.0 V. It is guaranteed by
design characterization for all other voltages within the defined voltage range.
"LSB" has a value of VAREF/1024.
For Port5 channels, the specified TUE (± 2LSB) is also guaranteed with an overload condition (see
I
OV
specification) occurring on a maximum of 2 not selected analog input pins of Port5 and the absolute sum
of input overload currents on all Port5 analog input pins does not exceed 10 mA.
For Port1 channels, the specified TUE is guaranteed when no overload condition is applied to Port1 pins:
When an overload condition occurs on a maximum of 2 not selected analog input pins of Port1 and the
input positive overload current on all analog input pins does not exceed 10 mA (either dynamic or static
injection), the specified TUE is degraded (± 7LSB). To obtain the same accuracy, the negative injection
current on Port1 pins shall not exceed -1mA in case of both dynamic and static injection.
7.
The coupling factor is measured on a channel while an overload condition occurs on the adjacent not
selected channels with the overload current within the different specified ranges (for both positive and
negative injection current).
8.
Refer to scheme shown in Figure 47.
Table 96.
A/D Converter programming
ADCTC
ADSTC
Sample
Comparison
Extra
Total conversion
00
TCL * 120
TCL * 240
TCL * 28
TCL * 388
00
01
TCL * 140
TCL * 280
TCL * 16
TCL * 436
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST10F296TR | 16-BIT, FLASH, 64 MHz, MICROCONTROLLER, PBGA208 |
| ST10R172LT6 | 16-BIT, 50 MHz, MICROCONTROLLER, PQFP100 |
| ST10R272LT6 | 16-BIT, 50 MHz, MICROCONTROLLER, PQFP100 |
| ST16C452PSIJ68 | 2 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC68 |
| ST16C452ATIJ68 | 2 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST10F276Z5Q3TR | 功能描述:16位微控制器 - MCU 16B MCU 832K Byte and 68K Byte RAM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| ST10F276Z5T3 | 功能描述:16位微控制器 - MCU 16B MCU RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| ST10F280 | 功能描述:16位微控制器 - MCU 16-bit MCU MAC Unit 512 Kb Flash Memory RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| ST10F280_12 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM |
| ST10F280_DATASHEET | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16-BIT MCU WITH MAC UNIT - 5V SINGLE SUPPLY - 18 KB RAM - 512 KB FLASH MEMORY - 2 TIMERS - A/D - ASC/SSC - 2 CAN2.0B - MARCH 2002 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
