- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2111 > SSTUB32S868DHLFT (IDT, Integrated Device Technology Inc)IC REGIST BUFF 25BIT DDR2 176BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | SSTUB32S868DHLFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC REGIST BUFF 25BIT DDR2 176BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 09/Dec/2011 |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 邏輯類型： | DDR2 的寄存緩沖器 |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 位數(shù)： | 25 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 176-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 176-CABGA（6x15） |
| 包裝： | 帶卷 (TR) |
16
ICSSSTUB32S868D
Advance Information
08/14/06
Switching Characteristics
(over recommended operating free-air temperature range, unless otherwise noted)
Symbol
Parameter
Measurement
Conditions
MIN
MAX
Units
fmax
Max input clock frequency
410
MHz
tPDM
Propagation delay, single
bit switching
CK
↑ to CK#↓ Qn
1.2
1.9
ns
tLH
Low to High propagation
delay
CK
↑ to CK#↓ to QERR#
1.2
3
ns
tHL
High to low propagation
delay
CK
↑ to CK#↓ to QERR#
1
2.4
ns
tPDMSS
Propagation delay
simultaneous switching
CK
↑ to CK#↓ Qn
2
ns
tPHL
High to low propagation
delay
Reset#
↓ to Qn↓
3ns
tPLH
Low to High propagation
delay
Reset#
↓ to QERR#↑
3ns
1. Guaranteed by design, not 100% tested in production.
(over recommended operating free-air temperature range, unless otherwise noted)
Timing Requirements
NOTE 1
This parameter is not necessarily production tested.
NOTE 2
VREF must be held at a valid input voltage level and data inputs must be held low for a minimum time of
tACT (max) after RESET# is taken high.
NOTE 3
VREF, Data and clock inputs must be held at valid voltage levels (not floating) a minimum time of tINACT
(max) after RESET# is taken low.
Symbol
Parameter
Min
Max
Unit
fclock
Clock frequency
-
410
MHz
tW
Pulse duration, CK, CK# HIGH or LOW
1-
ns
tACT
Differential inputs active time (See Notes 1 and 2)
-10
ns
tINACT Differential inputs inactive time (See Notes 1 and 3)
-15
ns
tSU
Setup time
DCS before CK , CK# , CSR# high;
CSR# before CK , CK# , DCS# high
0.7
-
ns
Setup time
DCS# before CK , CK# , CSR# low
0.5
-
ns
Setup time
DODT, DCKE and data before CK , CK
#
0.5
-
ns
Setup time
PAR_IN before CK , CK#
0.5
-
ns
tH
Hold time
DCS#, DODT, DCKE and data after CK , CK
#
0.
6
-
ns
Hold time
PAR_IN after CK , CK#
0.5
-
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSTV16857CGT | IC REGIST BUFF 14BIT DDR 48TSSOP |
| SSTV16859CKLFT | IC BUS DVR UNIV 13-26BIT 56VFQFN |
| SSTVA16859BKLFT | IC BUFFER DDR 13-26BIT 56VFQFPN |
| STK404-120N-E | IC HYBRID MOD AUD PWR AMP AB 1CH |
| STK404-140N-E | IC HYBRID MOD AUD PWR AMP AB 1CH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTUB32S869BHLF | 功能描述:IC REGIST BUFF 14BIT DDR2 150BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 信號(hào)緩沖器，中繼器，分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時(shí)間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:托盤 其它名稱:Q5134101 |
| SSTUB32S869BHLFT | 功能描述:IC REGIST BUFF 14BIT DDR2 150BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 信號(hào)緩沖器，中繼器，分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時(shí)間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:托盤 其它名稱:Q5134101 |
| SSTUBF32866AHLF | 制造商:Integrated Device Technology Inc 功能描述:REGISTERED BFFR SGL 25-CH CMOS 96CABGA - Trays |
| SSTUBF32866AHLFT | 制造商:Integrated Device Technology Inc 功能描述:REGISTERED BFFR SGL 25-CH CMOS 96LFBGA - Tape and Reel |
| SSTUBF32866BHLF | 制造商:Integrated Device Technology Inc 功能描述:DDR 800 REGISTER. BGA 96 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。