參數(shù)資料
型號: SPC5200CVR400BR2
廠商: Freescale Semiconductor
文件頁數(shù): 63/72頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 400MHZ 272-PBGA
標(biāo)準(zhǔn)包裝: 500
系列: MPC52xx
處理器類型: 32-位 MPC52xx PowerPC
速度: 400MHz
電壓: 1.5V
安裝類型: 表面貼裝
封裝/外殼: 272-BBGA
供應(yīng)商設(shè)備封裝: 272-PBGA(27x27)
包裝: 帶卷 (TR)
MPC5200B Data Sheet, Rev. 4
66
Freescale Semiconductor
3.3.2
Pull-up Requirements for the PCI Control Lines
If the PCI interface is NOT used (and internally disabled) the PCI control pins must be terminated as indicated by the PCI Local
Bus specification. This is also required for MOST/Graphics and Large Flash Mode.
PCI control signals always require pull-up resistors on the motherboard (not the expansion board) to ensure that they contain
stable values when no agent is actively driving the bus. This includes PCI_FRAME, PCI_TRDY, PCI_IRDY, PCI_DEVSEL,
PCI_STOP, PCI_SERR, PCI_PERR, and PCI_REQ.
3.3.3
Pull-up/Pull-down Requirements for MEM_MDQS Pins (SDRAM)
The MEM_MDQS[3:0] signals are not used with SDR memories and require pull-up or pull-down resistors in SDRAM mode.
3.3.4
.
Pull-up/Pull-down Requirements for MEM_MDQS Pins (DDR 16-bit
Mode)
The MEM_MDQS[1:0] signals are not used in DDR 16-bit mode and require pull-down resistors.
3.4
JTAG
The MPC5200B provides the user an IEEE 1149.1 JTAG interface to facilitate board/system testing. It also provides a Common
On-Chip Processor (COP) Interface, which shares the IEEE 1149.1 JTAG port. The COP Interface provides access to the
MPC5200B's embedded Freescale (formerly Motorola) MPC603e e300 processor. This interface provides a means for
executing test routines and for performing software development and debug functions.
3.4.1
JTAG_TRST
Boundary scan testing is enabled through the JTAG interface signals. The JTAG_TRST signal is optional in the IEEE 1149.1
specification but is provided on all processors that implement the PowerPC architecture. To obtain a reliable power-on reset
performance, the JTAG_TRST signal must be asserted during power-on reset.
3.4.1.1
JTAG_TRST and PORRESET
The JTAG interface can control the direction of the MPC5200B I/O pads via the boundary scan chain. The JTAG module must
be reset before the MPC5200B comes out of power-on reset; do this by asserting JTAG_TRST before PORRESET is released.
For more details refer to the Reset and JTAG Timing Specification.
Figure 53. PORRESET vs. JTAG_TRST
3.4.1.2
Connecting JTAG_TRST
The wiring of the JTAG_TRST depends on the existence of a board-related debug interface. (see below)
JTAG_TRST
PORRESET
Required assertion of JTAG_TRST
Optional assertion of JTAG_TRST
相關(guān)PDF資料
PDF描述
FSM44DSEN CONN EDGECARD 88POS .156 EYELET
SPC5200CBV400BR2 IC MPU 32BIT 400MHZ 272-PBGA
MPC857DSLZQ50B IC MPU PWRQUICC 50MHZ 357-PBGA
FSM44DSEH CONN EDGECARD 88POS .156 EYELET
CP80C88Z IC PWM CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPC5200CVR400R2 功能描述:IC MPU 32BIT 400MHZ 272-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC52xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
SPC5200VVR266B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
SPC5293 制造商:SPC Multicomp 功能描述:D Subminiature Gender Changer Convert Fr
SPC5299 制造商:Farnell / Pro-Power 功能描述:CABLE TIE INSTALLATION TOOL 制造商:pro-power 功能描述:CABLE TIE INSTALLATION TOOL; Accessory Type:Cable Tie Tool; For Use With:2.2mm to 4.8mm Cable Ties ;RoHS Compliant: NA
SPC5300 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE BEAD CYLINDRICAL 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE SPLIT 13.05MM 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/100MHZ; Cable Diameter Max:13.05mm; Ferrite Mounting:Split Core; Frequency:100MHz; Frequency Range:-; Impedance:200ohm; Internal Diameter:0.52"; Package / Case:Split Ferrite Core; Series:SPC5300 ;RoHS Compliant: Yes