參數(shù)資料
型號(hào)： SPC5200CVR400BR2
廠商： Freescale Semiconductor
文件頁數(shù)： 6/72頁
文件大?。?/td> 0K
描述： IC MPU 32BIT 400MHZ 272-PBGA
標(biāo)準(zhǔn)包裝： 500
系列： MPC52xx
處理器類型： 32-位 MPC52xx PowerPC
速度： 400MHz
電壓： 1.5V
安裝類型： 表面貼裝
封裝/外殼： 272-BBGA
供應(yīng)商設(shè)備封裝： 272-PBGA（27x27）
包裝： 帶卷 (TR)
MPC5200B Data Sheet, Rev. 4
14
Freescale Semiconductor
1.3.4
Resets
The MPC5200B has three reset pins:
PORRESET—Power on Reset
HRESET—Hard Reset
SRESET—Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires
the same input characteristics as other MPC5200B inputs, as specified in the DC Electrical Specifications section. Table 14
specifies the pulse widths of the Reset inputs.
For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards
its minimum pulse width equals the minimum given for HRESET related to the same reference clock.
The tVDD_stable describes the time which is needed to get all power supplies stable.
For tlock, refer to the Oscillator/PLL section of this specification for further details.
For tup_osc, refer to the Oscillator/PLL section of this specification for further details.
Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.
The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096
clock cycles.
NOTE
As long as VDD is not stable the HRESET output is not stable.
NOTE
Make sure that the PORRESET does not carry any glitches. The MPC5200B has no filter
to prevent them from getting into the chip. HRESET and SRESET must have a monotonous
rise time. The assertion of HRESET becomes active at Power on Reset without any
SYS_XTAL clock.
Table 14. Reset Pulse Width
Name
Description
Min Pulse Width
Max Pulse
Width
Reference Clock
SpecID
PORRESET
Power On Reset
tVDD_stable +tup_osc +tlock
—
SYS_XTAL_IN
A3.1
HRESET
Hardware Reset
4 clock cycles
—
SYS_XTAL_IN
A3.2
SRESET
Software Reset
4 clock cycles
—
SYS_XTAL_IN
A3.3
Table 15. Reset Rise/Fall Timing
Description
Min
Max
Unit
SpecID
PORRESET fall time
—
1
ms
A3.4
PORRESET rise time
—
1
ms
A3.5
HRESET fall time
—
1
ms
A3.6
HRESET rise time
—
1
ms
A3.7
SRESET fall time
—
1
ms
A3.8
SRESET rise time
—
1
ms
A3.9
相關(guān)PDF資料
PDF描述
FSM44DSEN CONN EDGECARD 88POS .156 EYELET
SPC5200CBV400BR2 IC MPU 32BIT 400MHZ 272-PBGA
MPC857DSLZQ50B IC MPU PWRQUICC 50MHZ 357-PBGA
FSM44DSEH CONN EDGECARD 88POS .156 EYELET
CP80C88Z IC PWM CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPC5200CVR400R2 功能描述:IC MPU 32BIT 400MHZ 272-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC52xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
SPC5200VVR266B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
SPC5293 制造商:SPC Multicomp 功能描述:D Subminiature Gender Changer Convert Fr
SPC5299 制造商:Farnell / Pro-Power 功能描述:CABLE TIE INSTALLATION TOOL 制造商:pro-power 功能描述:CABLE TIE INSTALLATION TOOL; Accessory Type:Cable Tie Tool; For Use With:2.2mm to 4.8mm Cable Ties ;RoHS Compliant: NA
SPC5300 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE BEAD CYLINDRICAL 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE SPLIT 13.05MM 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/100MHZ; Cable Diameter Max:13.05mm; Ferrite Mounting:Split Core; Frequency:100MHz; Frequency Range:-; Impedance:200ohm; Internal Diameter:0.52"; Package / Case:Split Ferrite Core; Series:SPC5300 ;RoHS Compliant: Yes
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*