- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98027 > SPC5121YVY400BR (FREESCALE SEMICONDUCTOR INC) RISC PROCESSOR, PBGA516 PDF資料下載
參數(shù)資料
| 型號： | SPC5121YVY400BR |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC PROCESSOR, PBGA516 |
| 封裝： | 27 X 27 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, TFBGA-516 |
| 文件頁數(shù)： | 26/86頁 |
| 文件大?。?/td> | 719K |
| 代理商： | SPC5121YVY400BR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
MPC5121E/MPC5123 Data Sheet, Rev. 3
Electrical and Thermal Characteristics
Freescale Semiconductor
32
3.3.5.1
DDR and DDR2 SDRAM AC Timing Specifications
Notes:
1. Measured with clock pin loaded with differential 100 ohm termination resistor.
2. Measured with all outputs except the clock loaded with 50 ohm termination resistor to VDD_MEM_IO/2.
3. All transitions measured at mid-supply (VDD_MEM_IO/2)
4. In this window, the first rising edge of DQS should occur. From the start of the window to DQS rising edge, DQS should be low.
5. Window position is given for tDQSEN = 2.0 tCK. For other values of tDQSEN, window position is shifted accordingly.
Figure 7 shows the DDR SDRAM write timing.
Table 20. DDR and DDR2 (DDR2-400) SDRAM Timing Specifications
At recommended operating conditions with VDD_MEM_IO of
±5%
Parameter
Symbol
Min
Max
Unit
Notes
SpecID
Clock cycle time, CL=x
tCK
5000
—
ps
A5.1
MCK AC differential crosspoint
voltage
VIX-AC
VDD_MEM_IO*0.5
- 0.1
VDD_MEM_IO * 0.5
+ 0.1
V1
A5.2
CK HIGH pulse width
tCH
0.47
0.53
tCK
1,3
A5.3
CK LOW pulse width
tCL
0.47
0.53
tCK
1,3
A5.4
Skew between MCK and DQS
transitions
tDQSS
0.25
tCK
2,3
A5.5
Address and control output setup
time relative to MCK rising edge
tOS(base)
tCK/2 - 750
—
ps
2,3
A5.6
Address and control output hold
time relative to MCK rising edge
tOH(base)
tCK/2 - 750
—
ps
2,3
A5.7
DQ and DM output setup time
relative to DQS
tDS1(base)
tCK/4 - 500
—
ps
2,3
A5.8
DQ and DM output hold time relative
to DQS
tDH1(base)
tCK/4 - 500
—
ps
2,3
A5.9
DQS-DQ skew for DQS and
associated DQ inputs
tDQSQ
- tCK/4 - 600
tCK/4 - 600
ps
3
A5.10
DQS window start position related to
CAS read command
tDQSEN
TBD
ps
1,2,3,4,5
A5.11
相關PDF資料 |
PDF描述 |
|---|---|
| MPC601CQ50A | RISC PROCESSOR |
| MPC601CQ66A | 32-BIT, 66 MHz, RISC PROCESSOR, CQFP304 |
| MPC604ERX300XX | RISC PROCESSOR, CBGA255 |
| MPC7410RX550PE | 32-BIT, 550 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX450PER2 | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SPC5123YVY300B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY300BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY400B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5123YVY400BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5125 | 制造商:ELECTROMAGNETIC CORPORATI 功能描述:_ |
發(fā)布緊急采購，3分鐘左右您將得到回復。