- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98139 > SNJ54LV123AW (TEXAS INSTRUMENTS INC) LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDFP16 PDF資料下載
參數(shù)資料
| 型號： | SNJ54LV123AW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 諧振器 |
| 英文描述： | LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDFP16 |
| 封裝： | CERAMIC, DFP-16 |
| 文件頁數(shù)： | 6/28頁 |
| 文件大?。?/td> | 864K |
| 代理商： | SNJ54LV123AW |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
SN54LV123A, SN74LV123A
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
WITH SCHMITT-TRIGGER INPUTS
SCLS393O APRIL 1998 REVISED OCTOBER 2005
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
retriggering data
The minimum input retriggering time (tMIR) is the minimum time required after the initial signal before retriggering
the input. After tMIR, the device retriggers the output. Experimentally, it also can be shown that to retrigger the
output pulse, the two adjacent input signals should be tMIR apart, where tMIR = 0.30 × tw. The retrigger pulse
duration is calculated as shown in Figure 11.
tMIR
tRT
tPLH
tw
Input
Output
tRT = tw + tPLH = (K × RT × CT) + tPLH
Where:
tMIR = Minimum Input Retriggering Time
tPLH = Propagation Delay
tRT
= Retrigger Time
tw
= Output Pulse Duration Before Retriggering
Figure 11. Retrigger Pulse Duration
The minimum value from the end of the input pulse to the beginning of the retriggered output should be
approximately 15 ns to ensure a retriggered output (see Figure 12).
Input
Output
tMRT = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output
tMRT = 15 ns
tMRT
Figure 12. Input/Output Requirements
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SNJ54LV126AW | LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDFP14 |
| SN74LV126ANSRE4 | LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| SN74LV126APWT | LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| SNJ54LV126AJ | LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDIP14 |
| SNJ54LV132AJ | LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, CDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。