參數(shù)資料
型號(hào): SNJ54LV123AW
廠商: TEXAS INSTRUMENTS INC
元件分類: 諧振器
英文描述: LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDFP16
封裝: CERAMIC, DFP-16
文件頁數(shù): 5/28頁
文件大?。?/td> 864K
代理商: SNJ54LV123AW
SN54LV123A, SN74LV123A
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
WITH SCHMITT-TRIGGER INPUTS
SCLS393O APRIL 1998 REVISED OCTOBER 2005
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
caution in use
To prevent malfunctions due to noise, connect a high-frequency capacitor between VCC and GND, and keep
the wiring between the external components and Cext and Rext/Cext terminals as short as possible.
power-down considerations
Large values of Cext can cause problems when powering down the ’LV123A devices because of the amount
of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can
discharge from VCC through the protection diodes at pin 2 or pin 14. Current through the input protection diodes
must be limited to 30 mA; therefore, the turn-off time of the VCC power supply must not be faster than
t = VCC × Cext/30 mA. For example, if VCC = 5 V and Cext = 15 pF, the VCC supply must turn off no faster than
t = (5 V)
× (15 pF)/30 mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered
and cannot discharge at this rate. When a more rapid decrease of VCC to zero occurs, the ’LV123A devices can
sustain damage. To avoid this possibility, use external clamping diodes.
output pulse duration
The output pulse duration, tw, is determined primarily by the values of the external capacitance (CT) and timing
resistance (RT). The timing components are connected as shown in Figure 10.
VCC
RT
CT
To Rext/Cext
Terminal
To Cext
Terminal
Figure 10. Timing-Component Connections
The pulse duration is given by:
tw
+ K
R
T
C
T
if CT is ≥1000 pF, K = 1.0 or
if CT is <1000 pF, K can be determined from Figure 8
where:
tw = pulse duration in ns
RT = external timing resistance in kΩ
CT = external capacitance in pF
K
= multiplier factor
Equation 1 and Figure 3 can be used to determine values for pulse duration, external resistance, and external
capacitance.
(1)
相關(guān)PDF資料
PDF描述
SNJ54LV126AW LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDFP14
SN74LV126ANSRE4 LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
SN74LV126APWT LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
SNJ54LV126AJ LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDIP14
SNJ54LV132AJ LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, CDIP14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SNJ54LVC00AFK 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE
SNJ54LVC00AJ 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube
SNJ54LVC00AW 制造商:Texas Instruments 功能描述:
SNJ54LVC02AFK 制造商:Texas Instruments 功能描述:
SNJ54LVC02AW 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube