- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98136 > SNJ54BCT8245AJT (TEXAS INSTRUMENTS INC) BCT/FBT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CDIP24 PDF資料下載
參數(shù)資料
| 型號： | SNJ54BCT8245AJT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| 封裝： | CERAMIC, DIP-24 |
| 文件頁數(shù)： | 29/30頁 |
| 文件大?。?/td> | 630K |
| 代理商： | SNJ54BCT8245AJT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E MAY 1990 REVISED JULY 1996
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
register overview
With the exception of the bypass register, any test register may be thought of as a serial-shift register with a
shadow latch on each bit. The bypass register differs in that it contains only a shift register. During the
appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register
may be parallel loaded from a source specified by the current instruction. During the appropriate shift state
(Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted
in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from
the shift register.
instruction register description
The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information
contained in the instruction includes the mode of operation (either normal mode, in which the device performs
its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation
to be performed, which of the three data registers is to be selected for inclusion in the scan path during
data-register scans, and the source of data to be captured into the selected data register during Capture-DR.
Table 2 lists the instructions supported by the ’BCT8245A. The even-parity feature specified for SCOPE
devices is not supported in this device. Bit 7 of the instruction opcode is a don’t-care bit. Any instructions that
are defined for SCOPE
devices but are not supported by this device default to BYPASS.
During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted
out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value
that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated
and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the
binary value 11111111, which selects the BYPASS instruction. The IR order of scan is shown in Figure 2.
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
TDO
TDI
Bit 7
(MSB)
Don’t
Care
Bit 0
(LSB)
Figure 2. Instruction Register Order of Scan
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SNJ54BCT8245AFKR | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CQCC28 |
| SNJ54BCT8373JT | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CDIP24 |
| SN54BCT8373FK | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CQCC28 |
| SNJ54BCT8374AJT | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CDIP24 |
| SNJ54F02FK | F/FAST SERIES, QUAD 2-INPUT NOR GATE, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54BCT8373AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54BCT8374AJT | 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 24-Pin CDIP Tube |
| SNJ54CBT16244WD | 制造商:Texas Instruments 功能描述:Bus Switch 4-Element CMOS 16-IN 48-Pin CFPAK Tube |
| SNJ54CBT3383JT | 制造商:Texas Instruments 功能描述:Bus Exchange Switch 1-Element 5-CH 24-Pin CDIP Tube |
| SNJ54CBTD3384JT | 制造商:Texas Instruments 功能描述:Bus Switch 2-Element CMOS 10-IN 24-Pin CDIP Tube 制造商:Texas Instruments 功能描述:5962-9752701QLA - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。