參數(shù)資料
型號(hào): SN74BCT8240ADWRE4
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, PDSO24
封裝: GREEN, PLASTIC, SOIC-24
文件頁數(shù): 24/25頁
文件大?。?/td> 457K
代理商: SN74BCT8240ADWRE4
SN54BCT8240A, SN74BCT8240A
SCAN TEST DEVICES
WITH OCTAL INVERTING BUFFERS
SCBS067E – FEBRUARY 1990 – REVISED DECEMBER 1996
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
register overview
With the exception of the bypass register, any test register may be thought of as a serial-shift register with a
shadow latch on each bit. The bypass register differs in that it contains only a shift register. During the
appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register
may be parallel loaded from a source specified by the current instruction. During the appropriate shift state
(Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted
in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from
the shift register.
instruction register description
The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information
contained in the instruction includes the mode of operation (either normal mode, in which the device performs
its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation
to be performed, which of the three data registers is to be selected for inclusion in the scan path during
data-register scans, and the source of data to be captured into the selected data register during Capture-DR.
Table 2 lists the instructions supported by the ’BCT8240A. The even-parity feature specified for SCOPE
devices is not supported in this device. Bit 7 of the instruction opcode is a don’t-care bit. Any instructions that
are defined for SCOPE
devices but are not supported by this device default to BYPASS.
During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted
out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value
that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated
and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the
binary value 11111111, which selects the BYPASS instruction. The IR order of scan is shown in Figure 2.
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
TDO
TDI
Bit 7
(MSB)
Don’t
Care
Bit 0
(LSB)
Figure 2. Instruction Register Order of Scan
data-register description
boundary-scan register
The boundary-scan register (BSR) is 18 bits long. It contains one boundary-scan cell (BSC) for each
normal-function input pin and one BSC for each normal-function output pin. The BSR is used 1) to store test
data that is to be applied internally to the inputs of the normal on-chip logic and/or externally to the device output
terminals, and/or 2) to capture data that appears internally at the outputs of the normal on-chip logic and/or
externally at the device input terminals.
The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The
contents of the BSR may change during Run-Test/Idle as determined by the current instruction. The contents
of the BSR are not changed in Test-Logic-Reset.
The BSR order of scan is from TDI through bits 17–0 to TDO. Table 1 shows the BSR bits and their associated
device pin signals.
相關(guān)PDF資料
PDF描述
SN74BCT8240ADWR BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, PDSO24
SN74BCT8244NT-10 BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, PDIP24
SNJ54BCT8244JT-00 BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CDIP24
SN74BCT8245DW BCT/FBT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, PDSO24
SNJ54BCT8245FK BCT/FBT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74BCT8240ADWRG4 功能描述:特定功能邏輯 IEEE Std 1149.1 Bndry Sacn Tst Devic RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74BCT8240ANT 功能描述:緩沖器和線路驅(qū)動(dòng)器 Device w/Octal Inverting Buffers RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74BCT8240ANTE4 功能描述:特定功能邏輯 Device w/Octal Inverting Buffers RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74BCT8244ADW 功能描述:特定功能邏輯 Device w/Octal Buffers RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74BCT8244ADWE4 功能描述:特定功能邏輯 Device w/Octal Buffers RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube