- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98109 > SN74BCT8240ADWRE4 (TEXAS INSTRUMENTS INC) BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | SN74BCT8240ADWRE4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, PDSO24 |
| 封裝： | GREEN, PLASTIC, SOIC-24 |
| 文件頁數(shù)： | 21/25頁 |
| 文件大?。?/td> | 457K |
| 代理商： | SN74BCT8240ADWRE4 |
SN54BCT8240A, SN74BCT8240A
SCAN TEST DEVICES
WITH OCTAL INVERTING BUFFERS
SCBS067E – FEBRUARY 1990 – REVISED DECEMBER 1996
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
test architecture
Serial-test information is conveyed by means of a 4-wire test bus, or TAP, that conforms to IEEE Standard
1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The
TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the
synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip
control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.
The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK, and
output data changes on the falling edge of TCK. This scheme ensures that data to be captured is valid for fully
one-half of the TCK cycle.
The functional block diagram shows the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan
architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the
device contains an 8-bit instruction register and three test-data registers: an 18-bit boundary-scan register, a
2-bit boundary-control register, and a 1-bit bypass register.
Test-Logic-Reset
Run-Test/Idle
Select-DR-Scan
Capture-DR
Shift-DR
Exit1-DR
Pause-DR
Update-DR
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
Exit2-DR
Select-IR-Scan
Capture-IR
Shift-IR
Exit1-IR
Pause-IR
Update-IR
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
Exit2-IR
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
Figure 1. TAP-Controller State Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74BCT8240ADWR | BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, PDSO24 |
| SN74BCT8244NT-10 | BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, PDIP24 |
| SNJ54BCT8244JT-00 | BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CDIP24 |
| SN74BCT8245DW | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| SNJ54BCT8245FK | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74BCT8240ADWRG4 | 功能描述:特定功能邏輯 IEEE Std 1149.1 Bndry Sacn Tst Devic RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74BCT8240ANT | 功能描述:緩沖器和線路驅(qū)動器 Device w/Octal Inverting Buffers RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74BCT8240ANTE4 | 功能描述:特定功能邏輯 Device w/Octal Inverting Buffers RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74BCT8244ADW | 功能描述:特定功能邏輯 Device w/Octal Buffers RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74BCT8244ADWE4 | 功能描述:特定功能邏輯 Device w/Octal Buffers RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。