- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98085 > SN54ALS163BFK (TEXAS INSTRUMENTS INC) ALS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54ALS163BFK |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 計(jì)數(shù)器 |
| 英文描述： | ALS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20 |
| 封裝： | CERAMIC, LCC-20 |
| 文件頁數(shù)： | 4/25頁 |
| 文件大?。?/td> | 430K |
| 代理商： | SN54ALS163BFK |
SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163
SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SDAS276A – DECEMBER 1994 – REVISED JULY 2000
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
n-bit synchronous counters
This application demonstrates how the ripple-mode carry circuit (see Figure 2) and the carry look-ahead circuit
(see Figure 3) can be used to implement a high-speed n-bit counter. The SN54ALS162B counts in BCD. The
’ALS161B, ’AS161, ’ALS163B, and ’AS163 devices count in binary. When additional stages are added, the fmax
decreases in Figure 2, but remains unchanged in Figure 3.
Figure 2. Ripple-Mode Carry Circuit
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LSB
To More Significant Stages
Clear (L)
Count (H)
Disable (L)
Load (L)
Count (H)
Disable (L)
Clock
fmax = 1/(CLK to RCO tPLH) + (ENT to RCO tPLH) (N – 2) + (ENT tsu)
Figure 3. Carry Look-Ahead Circuit
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LOAD
C5/T,3,4+
QA
QB
QC
QD
CLR
A
B
C
D
CTR
CT=0
M1
G3
G4
RCO
CLK
ENP
ENT
3CT=MAX
1,5D
LSB
To More Significant Stages
Clear (L)
Count (H)
Disable (L)
Load (L)
Clock
fmax = 1/(CLK to RCO tPLH) + (ENP tsu)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ALS243AJ | ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, CDIP14 |
| SN54ALS253J | ALS SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16 |
| SN54ALS323J | ALS SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20 |
| SN54ALS648FK | ALS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CQCC28 |
| SN54ALS653-1JT | ALS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ALS163BJ | 制造商:Texas Instruments 功能描述:4-BIT SYNC BINARY COUNTER - Rail/Tube |
| SN54ALS169BJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Sync Binary UP/Down 16-Pin CDIP Tube |
| SN54ALS174J | 制造商:Texas Instruments 功能描述: |
| SN54ALS191AJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Async Binary UP/Down 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54ALS193AJ | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。