- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98085 > SN54ALS163BFK (TEXAS INSTRUMENTS INC) ALS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20 PDF資料下載
參數(shù)資料
| 型號： | SN54ALS163BFK |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 計數(shù)器 |
| 英文描述： | ALS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20 |
| 封裝： | CERAMIC, LCC-20 |
| 文件頁數(shù)： | 16/25頁 |
| 文件大?。?/td> | 430K |
| 代理商： | SN54ALS163BFK |
Product Folder: SN74AS163, Synchronous 4-Bit Binary Counters
PRODUCT SUPPORT: TRAINING
SN74AS163, Synchronous 4-Bit Binary Counters
DEVICE STATUS: ACTIVE
PARAMETER NAME SN74AS163
Voltage Nodes (V) 5
Vcc range (V)
4.5 to 5.5
Input Level
TTL
Output Level
TTL
Output Drive (mA) -2/20
Output
2S
Clear
Sync
FEATURES
q
Internal Look-Ahead Circuitry for Fast Counting
q
Carry Output for n-Bit Cascading
q
Synchronous Counting
q
Synchronously Programmable
q
Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) DIPs
DESCRIPTION
These synchronous, presettable, 4-bit decade and binary counters feature an internal carry look-ahead circuitry for application in high-speed counting designs. The SN54ALS162B is a 4-bit decade
counter. The ’ALS161B, ’ALS163B, ’AS161, and ’AS163 devices are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs
change coincidentally with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated
with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.
These counters are fully programmable; they can be preset to any number between 0 and 9 or 15. Because presetting is synchronous, setting up a low level at the load (LOAD\) input disables the
counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.
The clear function for the ’ALS161B and ’AS161 devices is asynchronous. A low level at the clear (CLR\) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, LOAD\, or
enable inputs. The clear function for the SN54ALS162B, ’ALS163B, and ’AS163 devices is synchronous, and a low level at CLR sets all four of the flip-flop outputs low after the next clock pulse,
regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output
of the gate used for decoding is connected to CLR\ to synchronously clear the counter to 0000 (LLLL).
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in
accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a high-level pulse while the count is maximum (9 or 15,
with QA high). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.
These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD\) that modify the operating mode have no effect on the contents of the counter until clocking
occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.
The SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, and SN54AS163 are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS161B,
file:///H|/imaging/BITTING/cpl/20020930_1/09272002_10/TXII/09272002_HTML/sn74as163.html (1 of 3) [Oct-03-2002 4:28:06 PM]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ALS243AJ | ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, CDIP14 |
| SN54ALS253J | ALS SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16 |
| SN54ALS323J | ALS SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20 |
| SN54ALS648FK | ALS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CQCC28 |
| SN54ALS653-1JT | ALS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ALS163BJ | 制造商:Texas Instruments 功能描述:4-BIT SYNC BINARY COUNTER - Rail/Tube |
| SN54ALS169BJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Sync Binary UP/Down 16-Pin CDIP Tube |
| SN54ALS174J | 制造商:Texas Instruments 功能描述: |
| SN54ALS191AJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Async Binary UP/Down 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54ALS193AJ | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。