- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98082 > SM320C2550GBM (TEXAS INSTRUMENTS INC) 16-BIT, 50 MHz, OTHER DSP, CPGA68 PDF資料下載
參數(shù)資料
| 型號(hào)： | SM320C2550GBM |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-BIT, 50 MHz, OTHER DSP, CPGA68 |
| 封裝： | CERAMIC, MO-067AA, MO-066AA, PGA-68 |
| 文件頁數(shù)： | 23/40頁 |
| 文件大?。?/td> | 681K |
| 代理商： | SM320C2550GBM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
SMJ320C25, SMJ320C2550
DIGITAL SIGNAL PROCESSOR
SGUS007D – AUGUST 1988 – REVISED OCTOBER 2001
3
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Terminal Functions
SIGNALS
I/O/Z
DEFINITION
VCC
I
5-V supply pins
VSS
I
Ground pins
X1
0
Output from internal oscillator for crystal
X2/CLKIN
I
Input to internal oscillator from crystal or external clock
CLKOUT1
0
Master clock output (crystal or CLKIN frequency/4)
CLKOUT2
0
A second clock output signal
D15–D0
I/O/Z
16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/0 spaces.
A15–A0
O/Z
16-bit address bus A15 (MSB) through A0 (LSB)
PS,DS,IS
O/Z
Program, data, and I/O space select signals
R/W
O/Z
Read / write signal
STRB
O/Z
Strobe signal
RS
I
Reset input
INT2–INT0
I
External user interrupt inputs
MP/MC
I
Microprocessor/microcomputer mode select pin
MSC
0
Microstate complete signal
IACK
0
Interrupt acknowledge signal
READY
I
Data ready input. Asserted by external logic when using slower devices to indicate that the current bus
transaction is complete.
BR
0
Bus request signal. Asserted when the SMJ320C25 requires access to an external global data memory
space.
XF
0
External flag output (latched software-programmable signal)
HOLD
1
Hold input. When asserted, SMJ320C25 goes into an idle mode and places the data, address, and
control lines in the high-impedance state.
HOLDA
0
Hold acknowledge signal
SYNC
I
Synchronization input
BIO
I
Branch control input. Polled by BIOZ instruction
DR
I
Serial data receive input
CLKR
I
Clock for receive input for serial port
FSR
I
Frame synchronization pulse for receive input
DX
O/Z
Serial data transmit output
CLKX
I
Clock for transmit output for serial port
FSX
I/O/Z
Frame synchronization pulse for transmit. Configurable as either an input or an output.
I/O/Z denotes input/output/high-impedance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM320C30HFGM50 | 32-BIT, 50 MHz, OTHER DSP, CQFP196 |
| SM320C31GFM27 | 32-BIT, 27 MHz, OTHER DSP, CPGA141 |
| SM320C30HUM25 | 32-BIT, 25 MHz, OTHER DSP, CQFP196 |
| SM320C30HTM28 | 32-BIT, 28 MHz, OTHER DSP, CQFP196 |
| SM320C30HFGM25 | 32-BIT, 25 MHz, OTHER DSP, CQFP196 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM320C25FJM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| SM320C25GBM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| SM320C26BFJM | 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 40MHZ 10MIPS 68PIN JLCC - Rail/Tube |
| SM320C26BGBM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR |
| SM320C2810-EP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。