
Si5338
16
Rev. 0.5
3. Functional Description
Figure 1. Si5338 Block Diagram
3.1. Overview
The Si5338 is a high performance, low jitter clock
generator capable of synthesizing four independent
user-programmable clock frequencies up to 350 MHz
and select frequencies up to 710 MHz. The device
supports free-run operation using an external crystal, or
it can lock to an external clock for generating
synchronous clocks. The output drivers support four
differential clocks, or eight single-ended clocks, or a
combination of both. The output drivers are configurable
to support common signal formats such as LVPECL,
LVDS, HCSL, CMOS, HSTL, and SSTL. Separate
output supply pins are available for generating 3.3, 2.5,
1.8, and 1.5 V signal levels. The core voltage supply
accepts 3.3, 2.5, or 1.8 V and is independent from the
output supplies.
Using its two stage synthesis architecture and patented
high-resolution MultiSynth technology, the Si5338 can
generate four independent frequencies from a single
input frequency. In addition to clock generation, the
inputs can bypass the synthesis stage enabling its use
as a high-performance clock buffer, or as a combination
of a buffer and generator.
For applications that need fine frequency adjustments
(i.e.
clock
margining),
each
of
the
synthesized
frequencies can be incremented or decremented in user
defined steps as low as 1 ppm per step. Output-to-
output phase delays are also adjustable in user defined
steps as low as 20 ps per step to compensate for PCB
trace delays or for fine tuning of set-up and hold
margins. A zero-delay buffer mode is also available to
help minimize input-to-output delay. Spread spectrum is
available on each of the clock outputs for EMI sensitive
applications such as PCI Express.
Configuration and control of the Si5338 is mainly
handled
through
the
I2C/SMBus
interface.
Some
features such as output enable, frequency or phase
adjustments can optionally be pin controlled. The device
has a maskable interrupt pin which can be monitored for
loss of lock or loss of input signal conditions.
The device also provides the option of storing a user
definable clock configuration in its non-volatile memory
(NVM) which becomes the default clock configuration at
power-up. Changes to the default configuration can
always be made through the I2C interface.
The Si5338 brings unprecedented flexibility and easy of
use
to
high
performance
clock
generation
and
distribution applications.
Phase
Frequency
Detector
Loop
Filter
VCO
CLK0A
÷P2
VDDO1
VDDO2
VDDO3
VDDO0
MultiSynth
÷M0
I2C_LSB/PDEC/FDEC
OEB/PINC/FINC
CLK0B
CLK1A
CLK1B
CLK2A
CLK2B
CLK3A
CLK3B
÷P1
IN3
IN2
IN1
÷R1
MultiSynth
÷M1
MultiSynth
÷M2
MultiSynth
÷M3
IN6
IN4
IN5
Osc
MultiSynth
÷N
Control
NVM
(OTP)
÷R0
÷R2
÷R3
Input
Stage
Synthesis
Stage 1
(APLL)
Synthesis
Stage 2
Output
Stage
CLKIN
CLKINB
Control & Memory
SCL
SDA
INTR
FDBK
FDBKB
VDD
ref
fb
RAM