- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9967 > SI5100-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195PBGA PDF資料下載
參數(shù)資料
| 型號： | SI5100-H-GL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 20/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195PBGA |
| 標(biāo)準(zhǔn)包裝： | 119 |
| 系列： | SiPHY™ |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 195-LBGA |
| 供應(yīng)商設(shè)備封裝： | 195-BGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Si5100
Rev. 1.5
27
J12
LPTM
I
LVTTL
Loop Timed Operation.
When this input is set low, the recovered clock
from the receiver is divided down and used as
the reference source for the transmit CMU. The
narrowband setting for the DSPLL CMU is suffi-
cient to provide SONET compliant jitter genera-
tion and jitter transfer on the transmit data and
clock outputs (TXDOUT,TXCLKOUT). Set this
pin high for normal operation.
Note: This input has an internal pullup.
E3
LTR
I
LVTTL
Lock-to-Reference.
When the LTR input is set low, the receiver PLL
locks to the selected reference clock. This func-
tion can be used to force a stable output clock on
the RXCLK1 and RXCLK2 outputs when no valid
input data signal is applied to RXDIN.
When the LTR input is set high, the receiver PLL
locks to the RXDIN signal (normal operation).
Note: This input has an internal pullup.
G12
MODE16
I
LVTTL
MUX/DEMUX Mode.
This input configures the multiplexer/demulti-
plexer to operate with either 4-bit or 16-bit paral-
lel data words. When this input is set high, the
device is configured for 16-bit parallel word
transfers on RXDOUT[15:0] and TXDIN[15:0].
When this input is set low, the multiplexer/demul-
tiplier operates with 4-bit word transfers on RXD-
OUT[3:0] and TXDIN[3:0].
D4
PHASEADJ
I
Sampling Phase Adjust.
Applying an analog voltage to this pin allows
adjustment of the sampling phase across the
data eye. Tieing this input to VREF nominally
centers the sampling phase.
G14
H14
REFCLK+
REFCLK–
I
LVPECL
Differential Reference Clock.
This input is used as the Si5100 reference clock
when the REFSEL input is set high
(REFSEL = 1). The reference clock sets the
operating frequency of the Si5100 transmit
CMU, which is used to generate the high-speed
transmit clock TXCLKOUT. The reference clock
is also used by the Si5100 receiver CDR to cen-
ter the PLL during lock acquisition, and as a ref-
erence for determination of the receiver lock
status.
The REFCLK frequency is either 1/16th or
1/32nd of the serial data rate (nominally 155 or
78 MHz, respectively). The REFCLK frequency
is selected using the REFRATE input.
When REFSEL = 1, a valid reference clock must
be present.
Pin Number(s)
Name
I/O
Signal Level
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
| MS27472T10F13PA | CONN RCPT 13POS WALL MT W/PINS |
| VI-25B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-21J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
| SI-51014-F | 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 類別:連接器，互連式 >> 模塊 - 帶磁性元件的插座 系列:MagJack® ST SI-50000 標(biāo)準(zhǔn)包裝:63 系列:Mag45 連接器類型:RJ45 端口數(shù):1 行數(shù):1 安裝類型:面板安裝，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 顏色:綠 - 綠 每一插座芯體的數(shù)目:5 屏蔽:屏蔽 翼片方向:上 特點(diǎn):板鎖 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。