- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374749 > SDA9361 (SIEMENS A G) DDC-PLUS-Deflection Controller PDF資料下載
參數(shù)資料
| 型號： | SDA9361 |
| 廠商： | SIEMENS A G |
| 元件分類： | 偏轉(zhuǎn) |
| 英文描述： | DDC-PLUS-Deflection Controller |
| 中文描述： | HORIZ/VERT DEFLECTION IC, PQFP44 |
| 文件頁數(shù)： | 18/47頁 |
| 文件大小： | 237K |
| 代理商： | SDA9361 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
SDA 9361
Semiconductor Group
18
1998-02-01
a) The effective range for
Vertical Blanking Time
:
16 ... 127 (absolute value)
0 ... 127 (offset value)
b) The "default value if disabled" for
Vertical Blanking Time
:
21 (absolute value)if STE = 0
8 (offset value)if STE = 1.
c) The effective range for
Start Vertical Scan:
2 ... 127 (absolute value)
if STE = 0
if STE = 1.
if STE = 0
if STE = 1 and NSA = 1
if STE = 1 and NSA = 0.
-128 ... 127 (offset value)
d) The effective range for
Vertical Scan
(total width: 10 Bit): 160 ... 684 lines.
e) The "default value if disabled" for
Vertical Scan
equals the number of lines of the
source signal reduced by the control value for
Start Vertical Scan
. (E.g.: input signal:
262 lines per field; Start vertical scan = 8 lines; then (if SSE = 1, STE = 0) vertical
scan = 262 - 8 = 254 lines.
At power on the RAM containing the control items is cleared. Therefore all data are zero
by default (if not otherwise defined) before transferring individual values via
Ι
2
C Bus.
Allowed values out of the effective range are limited, e. g. Vertical blanking time = 3 is
limited to 16 if STE = 0 (that means a minimum of 16 lines is blanked).
There are five bits (SRSE, BSE, SSE, STE, GBE) in the deflection control byte 1 for
disabling some control items. If one of these bits is "0", the value of the corresponding
control item will be ignored and replaced by the value "default value if disabled" in the
table above.
2.5.4
The
Deflection Control Byte 0
includes the following bits:
Detailed Description
VOFF:
Vertical off
0:
normal vertical output due to control items
1:
vertical saw-tooth is switched off,
vertical protection is disabled
Default value depends on pin 44 (VOFFD)
VOFFD = Low: 0
VOFFD = High: 1
VOFF
STDBY
2FH
BD
RABL
VR1
VR0
HDE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| sda 9361 | DDC-PLUS-Deflection Controller(DDC 過偏轉(zhuǎn)控制器) |
| SDA9380-B21 | EDDC Enhanced Deflection Controller and RGB Processor |
| SDA9388X | Single-Chip Picture in Picture IC |
| SDA9400 | Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9410-B13 | Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9362 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDC-PLUS-Deflection Controller |
| SDA9380 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:EDDC MEGAVISION IC set to support single chip back end solutions for SDTV up to HDTV CRTs |
| SDA9380-B21 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:EDDC Enhanced Deflection Controller and RGB Processor |
| SDA9388X | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Single-Chip Picture in Picture IC |
| SDA9400 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Scan Rate Converter using Embedded DRAM Technology Units |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。