- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374749 > SDA9251-2X (SIEMENS A G) 868352-Bit Dynamic Sequential Access Memory for Television Applications (TV-SAM) PDF資料下載
參數(shù)資料
| 型號： | SDA9251-2X |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | 868352-Bit Dynamic Sequential Access Memory for Television Applications (TV-SAM) |
| 中文描述： | 212K X 4 VIDEO DRAM, 25 ns, PDSO28 |
| 文件頁數(shù)： | 5/23頁 |
| 文件大?。?/td> | 771K |
| 代理商： | SDA9251-2X |
SDA 9251-2X
Semiconductor Group
163
Typical Memory Cycle Sequence
A typical application of the TV-SAM is a real-time interfield image processing combined with flicker
reduction. This can be achieved, for example, by writing and reading with 13.5-MHz clock rate via
port C and B and by simultaneously reading port A with 27-MHz double speed clock. A main cycle
of 4 consecutive RE cycles of transfer is needed:
1st.
RE-cycle:
Read transfer from memory to latch A
2nd.
RE-cycle:
Read transfer from memory to latch B
3rd.
RE-cycle:
Same as 1st. RE cycle
4th.
RE-cycle:
Write transfer from latch C to memory
Each transfer cycle is preceeded by an address cycle as shown in the diagram page 164:
For the clock rates mentioned this means a serial cycle time of 74 ns at port B and C and 37 ns at
port A. The addressing cycle time for each port is given by 16 times the serial data rate. Thus we
have an addressing cycle time of approx. 1184 ns for port B and port C. The address for port A must
be loaded every 592 ns. Since all addresses are shifted in sequentially, a RE cycle time of approx.
296 ns is necessary.
The beginning of a block of 16 serial data at port A or B is determined by RA and RB, respectively.
The end of the serial input data block at port C is controlled by WT. Since RA, RB and WT can be
independently chosen (except for small forbidden time windows when memory transfers are
executed), the serial data streams can be shifted against each other without influencing the RE
cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA9253 | 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) |
| SDA9254-2 | 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter |
| SDA9257 | Clock Sync Generator |
| SDA9280 | ICs for Consumer Electronics |
| SDA9280B22 | ICs for Consumer Electronics |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9253 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) |
| SDA9254-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter |
| SDA9255 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255 |
| SDA9257 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Clock Sync Generator |
| SDA9270 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。