- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374749 > SDA5649 (SIEMENS A G) Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder PDF資料下載
參數(shù)資料
| 型號： | SDA5649 |
| 廠商： | SIEMENS A G |
| 元件分類： | 圖文 |
| 英文描述： | Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder |
| 中文描述： | TELETEXT AND VPS/PDC DECODER, PDIP14 |
| 封裝： | DIP-14 |
| 文件頁數(shù)： | 8/26頁 |
| 文件大?。?/td> | 479K |
| 代理商： | SDA5649 |
SDA 5649
SDA 5649X
Semiconductor Group
51
Data Transfer (Read Mode)
Step1 To start a data transfer the master generates a Start Condition on the bus by pulling the
SDA line low while the SCL line is held high. The byte address counter in the decoder is
reset and points to the first byte to be output.
Step 2 The bus master puts the chip address on the SDA line during the next eight SCL pulses.
Step 3 The master releases the SDA line during the ninth clock pulse. Thus the slave can generate
an acknowledge (AS) by pulling the SDA line to a low level. At this moment, the slave
switches to transmitting mode.
Step 4 During the next eight clock pulses the slave puts the addressed data byte onto the SDA
line.
Step 5 The reception of the byte is acknowledged by the master device which, in turn, pulls down
the SDA line during the next SCL clock pulse. By acknowledging a byte, the master
prompts the slave to increment its internal address counter and to provide the output of the
next data byte.
Step 6 Steps no. 4 and no. 5 are repeated, until the desired amount of bytes have been read.
Step 7 The last byte is output by the slave since it will not be acknowledged by the master.
Step 8 To conclude the read operation, the master doesn’t acknowledge the last byte to be
received. A No Acknowledge by the master (NAM) causes the slave to switch from
transmitting to receiving mode. Note that the master can prematurely cease any reading
operation by not acknowledging a byte.
Step 9 The master gains control over the SDA line and concludes the data transfer by generating
a Stop Condition on the bus, i. e., by producing a low/high transition on the SDA line while
the SCL line is in a high state. With the SDA and the SCL lines being both in a high state,
the
I
2
C-Bus is free and ready for another data transfer to be started.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| sda 5649x | VPS-Decoder(VPS解碼器) |
| sda 5649 | VPS-Decoder(VPS解碼器) |
| SDA6102X | TV SAT PLL WITH I2C BUS AND FOUR CHIP ADDRESSES |
| SDA6310 | DSR QPSK-Demodulator |
| SDA9188-3X | Picture-in-Picture Processor with On-Chip PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA5649X | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder |
| SDA5650 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:VPS / PDC-plus Decoder |
| SDA5650X | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:VPS / PDC-plus Decoder |
| SDA6000 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Teletext Decoder with Embedded 16-bit Controller |
| SDA601 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TSG 601 Serial Component Generator, SDA 601 Serial Digital Analyzer |
發(fā)布緊急采購，3分鐘左右您將得到回復。