
Chapter 22 Enhanced Programmable Interrupt Timer (S12XEPIT24B8CV1)
MC9S12XF - Family Reference Manual, Rev.1.19
Freescale Semiconductor
1025
22.4.0.12 PIT Input Trigger Control Register (PITTRIGCTL)
Read: Anytime
Write: Anytime
22.4.0.13 PIT Input Trigger Status Register (PITTRIGSTAT)
Read: Anytime
Module Base + 0x002A
76543210
R
PITTRIGIE
0
PITTRIGEDGE[1:0]
00
PITTRIGSRC[1:0]
W
Reset
0
00000
Figure 22-29. PIT Input Trigger Control Register (PITTRIGCTL)
Table 22-12. PITTRIGCTL Field Descriptions
Field
Description
7
PITTRIGIE
PIT Input Trigger Interrupt Enable — This bit enables an interrupt service request whenever the input trigger
ag (PITTRIGIF) is set. When the interrupt ag is already set, setting the PITTRIGIE bit will immediately cause
an interrupt. To avoid this, the interrupt ag (PITTRIGIF) has to be cleared rst.
0 PIT input trigger interrupt is disabled.
1 PIT input trigger interrupt is enabled.
5:4
PITTRIG-
EDGE
[1:0]
PIT Input Trigger Edge Select — These bits select one of 3 possible kinds of events on the PIT trigger input
to be used to generate an input trigger event. If the selected kind of event occurs on the selected trigger input
an input trigger event is generated for PIT channels congured to be externally triggered, i.e. for channels which
have the associated PITTRIGE bit set in the input trigger channel enable register (PITTRIGE). Also, on an input
trigger event, the input trigger interrupt ag (PITTRIGIF) is set.
00 a rising edge on the selected trigger input causes a trigger event to be generated
01 a falling edge on the selected trigger input causes a trigger event to generated
10 both a rising or a falling edge on the selected trigger input cause a trigger event to be generated
11 same as ‘10’
1:0
PITTRIGSRC
[1:0]
PIT Input Trigger Source Select — These bits select one of the four possible PIT input trigger sources. The
selected input trigger source is used to generate an input trigger event for PIT channels congured to be
externally triggered, i.e. for channels which have the associated PITTRIGE bit set in the input trigger channel
enable register (PITTRIGE). Also, on an input trigger event, the input trigger interrupt ag (PITTRIGIF) is set.
00 source 0 is selected
01 source 1 is selected
10 source 2 is selected
11 source 3 is selected
Module Base + 0x002B
76543210
R
PITTRIGIF
0000000
W
Reset
0
00000
Figure 22-30. PIT Input Trigger Status Register (PITTRIGSTAT)