- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄46 > SC402BMLTRT (Semtech)IC REG DL BCK/LINEAR SYNC 32MLPQ Datasheet資料下載
參數(shù)資料
| 型號(hào)： | SC402BMLTRT |
| 廠商： | Semtech |
| 文件頁(yè)數(shù)： | 25/32頁(yè) |
| 文件大?。?/td> | 1425K |
| 描述： | IC REG DL BCK/LINEAR SYNC 32MLPQ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | EcoSpeed®, SmartDrive™ |
| 拓?fù)洌?/td> | 降壓（降壓）同步（1），線性（LDO）（1） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 2 |
| 頻率 - 開(kāi)關(guān)： | 1MHz |
| 電壓/電流 - 輸出 1： | 可調(diào)至 0.6V，10A |
| 電壓/電流 - 輸出 2： | 可調(diào)至 0.75V，200mA |
| 帶 LED 驅(qū)動(dòng)器： | 無(wú) |
| 帶監(jiān)控器： | 無(wú) |
| 帶序列發(fā)生器： | 是 |
| 電源電壓： | 3 V ~ 28 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 32-MLPQ（5x5） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | SC402BMLDKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
SC402B
25
Applications Information (continued)
Note that C
OUT
is much smaller in this example, 169礔
compared to 316礔 based on a worst-case load release. To
meet the two design criteria of minimum 316礔 and
maximum 10.2m& ESR, select one capacitor of 330礔 and
9m& ESR.
It is recommended that an additional small capacitor be
placed in parallel with C
OUT
in order to filter high frequency
switching noise.
Stability Considerations
Unstable operation is possible with adaptive on-time con-
trollers, and usually takes the form of double-pulsing or
ESR loop instability.
Double-pulsing occurs due to switching noise seen at the
FB input or because the FB ripple voltage is too low. This
causes the FB comparator to trigger prematurely after the
250ns minimum off-time has expired. In extreme cases
the noise can cause three or more successive on-times.
Double-pulsing will result in higher ripple voltage at the
output, but in most applications it will not affect opera-
tion. This form of instability can usually be avoided by
providing the FB pin with a smooth, clean ripple signal
that is at least 10mVp-p, which may dictate the need to
increase the ESR of the output capacitors. It is also impera-
tive to provide a proper PCB layout as discussed in the
Layout Guidelines section.
Another way to eliminate doubling-pulsing is to add a
small (~ 10pF) capacitor across the upper feedback resis-
tor, as shown in Figure 12. This capacitor should be left
unpopulated until it can be confirmed that double-pulsing
exists. Adding the C
TOP
capacitor will couple more ripple
into FB to help eliminate the problem. An optional con-
nection on the PCB should be available for this capacitor.
V
OUT
To FB pin
R2
R1
C
TOP
Figure 12 Capacitor Coupling to FB Pin
ESR loop instability is caused by insufficient ESR. The
details of this stability issue are discussed in the ESR
Requirements section. The best method for checking sta-
bility is to apply a zero-to-full load transient and observe
the output voltage ripple envelope for overshoot and
ringing. Ringing for more than one cycle after the initial
step is an indication that the ESR should be increased.
ESR Requirements
A minimum ESR is required for two reasons. One reason is
to generate enough output ripple voltage to provide
10mVp-p at the FB pin (after the resistor divider) to avoid
double-pulsing.
The second reason is to prevent instability due to insuffi-
cient ESR. The on-time control regulates the valley of the
output ripple voltage. This ripple voltage is the sum of the
two voltages. One is the ripple generated by the ESR, the
other is the ripple due to capacitive charging and dis-
charging during the switching cycle. For most applica-
tions the minimum ESR ripple voltage is dominated by the
output capacitors, typically SP or POSCAP devices. For
stability the ESR zero of the output capacitor should be
lower than approximately one-third the switching fre-
quency. The formula for minimum ESR is shown by the
following equation.
sw
OUT
MIN
f
C
2
3
SR
E
Using Ceramic Output Capacitors
When the system is using high ESR value capacitors, the
feedback voltage ripple lags the phase node voltage by 90
degrees. Therefore, the converter is easily stabilized.
When the system is using ceramic output capacitors, the
ESR value is normally too small to meet the above ESR cri-
teria. As a result, the feedback voltage ripple is 180
degrees from the phase node and behaves in an unstable
manner. In this application it is necessary to add a small
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC403MLTRT | IC REG DL BCK/LINEAR SYNC 32MLPQ |
| SC418ULTRT | IC REG DL BUCK/LINEAR 20MLPQ |
| SC424MLTRT | IC REG DL BUCK/LINEAR 28MLPQ |
| SC4250LISTRT | IC HOT SWAP CTRLR 8-SOIC |
| SC427MLTRT | IC REG DL BUCK/LINEAR 32MLPQ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC402S | 功能描述:數(shù)據(jù)轉(zhuǎn)換模塊 SC400 4W SERIAL OEM RoHS:否 制造商:Lyrtech 產(chǎn)品:ADC and DAC FMC Modules 轉(zhuǎn)換速率:250 MSPS, 1 GSPS 信噪比: ADC 輸入端數(shù)量:2 DAC 輸出端數(shù)量:2 分辨率:14 bit, 16 bit 接口類型:SPI 工作電源電壓:3.3 V, 12 V 工作電源電流: 最大工作溫度: 尺寸:84 mm x 69 mm x 10 mm |
| SC403 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:6A EcoSpeedTM Integrated FET Regulator with Programmable LDO |
| SC403B | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:6A EcoSpeed?? Integrated FET Regulator with Programmable LDO |
| SC403BEVB | 制造商:SEMTECH 功能描述:Evaluation Board for 10 A EcoSpeed?Integrated FET Regulator w/ Programmable LDO |
| SC403BMLTRT | 制造商:Semtech Corporation 功能描述:Integrated FET Regulator with Programmable LDO 32-Pin MLPQ T/R 制造商:Semtech Corporation 功能描述:6A EcoSpeed Integrated FET Regulator with Programmable LDO. PKG: MLPQ-32 制造商:Semtech 功能描述:Integrated FET Regulator with Programmable LDO 32-Pin MLPQ T/R 制造商:SEMTECH 功能描述:6A EcoSpeed step down regultor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。