
I-2
Index
Data registers (D0-D15) 2-3
,
2-8
accesses 2-8
Data shifter/limiter 2-13
Debug exception 4-5
Debug mode 4-4
DEBUGERST (debugger status information) 4-29
Debugging system 4-1
DI (disable interrupts bit) 3-4
DIS (debug interrupt status) 4-30
Division 2-20
DMA (direct memory access) 1-4
DMAC implementation 2-26
DOVF (data ALU overflow bit) 3-8
DRCOUNTER (debug reason is counter) 4-27
DREDCA5-0 (debug reason is EDCA5-0) 4-27
DREDCD (debug reason is EDCD) 4-27
DREE4-0 (debug reason is EE4-0) 4-27
DRSW (debug reason is software bug) 4-27
DRTBFULL (debug reason is trace buffer) 4-27
DSP core 1-4
Dx (data register) 2-7
E
ECNT_CTRL (event counter control register) 4-12
,
4-38
ECNT_CTRL register
ECNTEN 4-39
ECNTWHAT 4-40
EXT 4-39
ECNT_EXT (extension counter value register) 4-40
ECNT_VAL (event counter value register) 4-40
ECNTEN (event counter enable) 4-39
ECNTWHAT (events to be counted) 4-40
ECR (EOnCE command register) 4-24
EX 4-25
GO 4-24
REGSEL 4-25
EDCA (address event detection channel) 4-40
control registers (EDCAi_CTRL) 4-42
mask registers (EDCAi_MASK) 4-45
reference value registers A and B (EDCAi_REFA,
EDCAi_REFB) 4-45
EDCAEN (event detection channel (EDCAi)
enable) 4-43
EDCAi_CTRL (EDCA command registers)
CS 4-43
EDCAEN 4-43
EDCAi_CTRL (EDCA control registers) 4-42
ATS 4-44
BS 4-44
CACS 4-44
CBCS 4-44
EDCAST5-0 (EDCA #5-0 status) 4-30
EDCD (data event detection channel) 4-45
control register (EDCD_CTRL) 4-47
mask register (EDCD_MASK) 4-49
reference value register (EDCD_REF) 4-49
EDCD_CTRL (EDCD control register) 4-47
ATS 4-49
AWS 4-48
CCS 4-49
EDCDEN 4-49
EDCD_MASK (EDCD mark register) 4-49
EDCD_REF (reference value register) 4-49
EDCDEN (EDCD enable) 4-49
EDCDST (EDCD status) 4-30
EDU (event detection unit) 4-40
address event detection channel (EDCA) 4-40
data event detection channel (EDCD) 4-45
EE pins 4-31
control register (EE_CTRL) 4-33
EE_CTRL register
EE0DEF 4-35
EE1DEF 4-34
EE2DEF 4-34
EE3DEF 4-34
EE4DEF 4-34
EE5DEF 4-34
EEDDEF 4-33
EE0DEF (EE0 definition bits) 4-35
EE1DEF (EE1 definition) 4-34
EE2DEF (EE2 definition) 4-34
EE3DEF (EE3 definition) 4-34
EE4DEF (EE4 definition) 4-34
EE5DEF (EE5 definition) 4-34
EEDDEF (EED definition) 4-33
EMCR (EOnCE monitor and control register)
DEBUGERST 4-29
DIS 4-30
EDCAST5-0 4-30
EDCDST 4-30
IME 4-30
RCVINT 4-29
SWDIS 4-30
TBFDM 4-29
TRSINT 4-29
EMR (exception and mode register) 3-7
BEM 3-8
clearing EMR bits 3-10
DOVF 3-8
GP6-0 3-8
ILIN 3-9
ILST 3-9
NMID 3-8
Emulation and debug 4-1