參數(shù)資料
型號(hào): SAF-XC2387-72F66L
廠商: INFINEON TECHNOLOGIES AG
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP144
封裝: GREEN, PLASTIC, LQFP-144
文件頁(yè)數(shù): 93/120頁(yè)
文件大小: 1432K
代理商: SAF-XC2387-72F66L
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)當(dāng)前第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
XC2387
XC2000 Family Derivatives
Electrical Parameters
Data Sheet
72
V2.1, 2008-08
External Pin Load
Capacitance
C
L
20
pF
Pin drivers in
default mode6)
Voltage Regulator Buffer
Capacitance for DMP_M
C
EVRM
1.0
4.7
F
7)
Voltage Regulator Buffer
Capacitance for DMP_1
C
EVR1
0.47
2.2
F
One for each
supply pin7)
Operating frequency
f
SYS
––80
MHz 8)
Ambient temperature
T
A
–––
°C
1) If both core power domains are clocked, the difference between the power supply voltages must be less than
10 mV. This condition imposes additional constraints when using external power supplies.
Do not combine internal and external supply of different core power domains.
Do not supply the core power domains with two independent external voltage regulators. The simplest method
is to supply both power domains directly via a single external power supply.
2) Performance of pad drivers, A/D Converter, and Flash module depends on
V
DDP.
If the external supply voltage
VDDP becomes lower than the specified operating range, a power reset must be
generated. Otherwise, the core supply voltage
V
DDI may rise above its specified operating range due to
parasitic effects.
This power reset can be generated by the on-chip SWD. If the SWD is disabled the power reset must be
generated by activating the PORST input.
3) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin
exceeds the specified range:
V
OV > VIHmax (IOV >0) or VOV < VILmin (IOV < 0). The absolute sum of input
overload currents on all pins may not exceed 50 mA. The supply voltages must remain within the specified
limits. Proper operation under overload conditions depends on the application.
Overload conditions must not occur on pin XTAL1 (powered by
VDDI).
4) Not subject to production test - verified by design/characterization.
5) An overload current (
I
OV) through a pin injects an error current (IINJ) into the adjacent pins. This error current
adds to that pin’s leakage current (
IOZ). The value of the error current depends on the overload current and is
defined by the overload coupling factor
K
OV. The polarity of the injected error current is reversed from the
polarity of the overload current that produces it.
The total current through a pin is |
I
TOT| = |IOZ| + (|IOV| × KOV). The additional error current may distort the input
voltage on analog inputs.
6) The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output
current may lead to increased delays or reduced driving capability (
C
L).
7) To ensure the stability of the voltage regulators the EVRs must be buffered with ceramic capacitors. Separate
buffer capacitors with the recomended values shall be connected as close as possible to each
VDDI pin to keep
the resistance of the board tracks below 2
. Connect all V
DDI1 pins together.
The minimum capacitance value is required for proper operation under all conditions (e.g. temperature).
Higher values slightly increase the startup time.
8) The operating frequency range may be reduced for specific types of the
XC2387. This is indicated in the
device designation (
…FxxL). 80-MHz devices are marked …F80L.
Table 12
Operating Condition Parameters (cont’d)
Parameter
Symbol
Values
Unit Note /
Test Condition
Min.
Typ.
Max.
相關(guān)PDF資料
PDF描述
SAF-XC2735X-72F80L RISC MICROCONTROLLER, PQFP64
SAF-XC2785X-104F80L 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
SAK-XC2785X-72F80L 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
SAK-XC2785X-104F80L 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
SAF-XC2786X-96F66L66 32-BIT, FLASH, MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF-XC2387-72F66L AC 功能描述:IC MCU 16BIT FLASH 144-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:XC23xx 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:260 系列:73S12xx 核心處理器:80515 芯體尺寸:8-位 速度:24MHz 連通性:I²C,智能卡,UART/USART,USB 外圍設(shè)備:LED,POR,WDT 輸入/輸出數(shù):9 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-VFQFN 裸露焊盤(pán) 包裝:管件
SAF-XC2387-72F66LAC 功能描述:16位微控制器 - MCU 16 BIT FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
SAF-XC2766X-96F66L66 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16/32-Bit Single-Chip Microcontroller with 32-Bit Performance
SAF-XC2786X-96F66L 制造商:Infineon Technologies AG 功能描述:
SAF-XC822-1FRA 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Single-Chip Microcontroller