- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192308 > SAA2003 (NXP Semiconductors N.V.) Stereo filter and codec PDF資料下載
參數(shù)資料
| 型號： | SAA2003 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | Codec |
| 英文描述： | Stereo filter and codec |
| 中文描述： | 過濾器和立體聲編解碼器 |
| 文件頁數(shù)： | 10/44頁 |
| 文件大?。?/td> | 176K |
| 代理商： | SAA2003 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
May 1994
18
Philips Semiconductors
Preliminary specication
Stereo lter and codec
SAA2003
Table 12 Fade rate in slow and fast modes.
IEC 958 output
The IECOP pin provides an output signal in accordance with the IEC 958/SPDIF digital audio interface format.
The function of the IECOP pin is programmed by bit 3 of the codec extended settings register; see Table 13.
Table 13 IECOP pin control.
The IECOP output will only function when the SAA2003 is in decode mode. The IECOP cannot be used when SAA2013
is present in the system, unless the SAA2013 is in sleep mode. The IECOP output is disabled and set to high impedance
by a reset.
L3 bus
The L3 bus is a three-wire clock synchronous data bus common to all ICs in the DCC chip-set. It consists of the L3MODE,
L3CLK and L3DATA connections. The bus has two operating modes:
Addressing mode; selects the IC for communication and sets type of transfer.
Data mode; is used to send and receive data and control settings.
The L3MODE and L3CLK lines are driven by the system microcontroller and L3DATA is a bi-directional line. LTCNT0
and LTCNT1 must be left unconnected when L3 mode is used.
For normal use in L3 mode, LTCNT0 and LTCNT1 are held HIGH by internal pull-up resistors. The SAA2003 responds
to serial addresses as shown in Table 14.
Table 14 SAA2003 serial addresses.
Note
1. D0 and D1 are interpreted as LTCNT0 and LTCNT1 respectively. These two signals control the operation of the
interface as given in Table 15.
MODE
P3
P2
P1
P0
TIME PER STEP (ms)
TIME FOR 256 STEPS (ms)
32 kHz
44.1 kHz
48 kHz
32 kHz
44.1 kHz
48 kHz
Fast
31.2
s
22.7
s
20.8
s
8.0
5.8
5.3
Slow
0000
1.0
0.997
1.0
256
255
256
Slow
0001
2.0
1.994
2.0
512
511
512
Slow
0011
4.0
3.988
4.0
1024
1021
1024
Slow
0111
8.0
7.980
8.0
2048
2043
2048
Slow
1111
16.0
15.96
16.0
4096
4087
4096
A3
A2
A1
A0
D3
D2
D1
D0
IECOP FUNCTION
00010
X
IEC 958 (default)
00011
X
I2S word select for SD2
D0(1)
D1(1)
D2
D3
D4
D5
D6
D7
X
000100
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAFLCS-314-0T | DIP14, IC SOCKET |
| SAFLCS-640-0T | DIP40, IC SOCKET |
| SAFLCS-318-0T | DIP18, IC SOCKET |
| SAFLCS-320-0T | DIP20, IC SOCKET |
| SAFLCS-328-0T | DIP28, IC SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA2003H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Stereo filter and codec |
| SAA2013 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Adaptive allocation and scaling for PASC coding in DCC systems |
| SAA2013H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Adaptive allocation and scaling for PASC coding in DCC systems |
| SAA2013HB-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Tape Circuit |
| SAA2022 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Tape formatting and error correction for the DCC system |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。