
S3C3410X RISC MICROPROCESSOR
UART
9-9
UART STATUS REGISTER (USTAT)
The UART status register, USTAT, is a read-only register which is used to monitor the status during the operation
of serial I/O in the UART
Register
Offset
Address
R/W
Description
Reset
Value
USTAT
0x500b
R
UART status register
0xc0
USTAT
Bit
Description
Initial State
OE
[0]
Overrun Error: This bit is automatically set to "1" whenever an
overrun error occurs during the receive operation.
0 = No overrun error during receive
1 = Overrun error
0
PE
[1]
Parity Error: This bit is automatically set to "1" whenever an
parity error occurs during the receive operation.
0 = No parity error during receive
1 = Parity error
0
FE
[2]
Frame Error: This bit is automatically set to "1" whenever an
frame error occurs during the receive operation.
0 = No frame error during receive
1 = Frame error
0
BD
[3]
Break Detect: This bit is automatically set to "1" to indicate that
a break signal has been received.
0 = No break received
1 = Break received
0
RTO
[4]
Receiver Time Out: This bit is automatically set to "1" whenever
a receiver time out occurs during the receive operation.
0 = No receiver time out during receive
1 = Generate receiver time out
0
RFDR
[5]
Receive FIFO Data Ready / Receive Buffer Data Ready: This
bit is automatically set to "1" whenever the receiver is ready to
receive the data through the URXD pin.
0 = Completely empty
1 = 1-byte
≤ Rx FIFO Data ≤ 8-byte @ FIFO mode
The buffer register has a received data @ Non FIFO mode
0
TFE
[6]
Transmit FIFO Empty / Transmit Holding Register Empty:
This bit is automatically set to "0" whenever the transmitter has
the valid data for sending.
0 = 1-byte
≤ FIFO ≤ 8-byte @ FIFO mode
The holding register is not empty @ Non FIFO mode
1 = Empty
1
TSE
[7]
Transmit Shift Register Empty: This bit is automatically set to
"1" whenever the transmit shift register does not have a valid
data for sending.
0 = Not empty
1 = Transmit holding & shifter register empty
1